S2 version 1: 32-bit Processor

This is a typical simple 32-bit processor. It has three-address instructions and 32 registers. Most operations are register to register. The ld/st (load/store) instructions are used to move data between registers and memory. This document presents only S21 assembly language view. It does not give details about microarchitecture (such as pipeline).

Format

A general format of an instruction (register to register operations) using the convention "op dest source" is as follow:

op r1 r2 r3 means R[r1] = R[r2] op R[r3]

such as

add r1 r2 r3 means R[r1] = R[r2] + R[r3]

Addressing

To move values between memory and registers, ld/st instructions are used. There are three addressing mode: absolute, indirect and index. (ld is mem to reg, st is reg to mem).

absolute addressing	ld r1 ads	R[r1] = M[ads]
indirect addressing	ld r1 @d r2	R[r1] = M[d+R[r2]]
index addressing	ld r1 +r2 r3	R[r1] = M[R[r2]+R[r3]]

similarly for store instruction

absolute	st r1 ads	M[ads] = R[r1]
indirect	st r1 @d r2	M[d+R[r2]] = R[r1]
index	st r1 +r2 r3	M[R[r2]+R[r3]] = R[r1]

Instruction type

arithmetic and logic: add sub mul div and or not xor shl shr eq ne lt le gt ge control flow: jmp jt jf jal ret data: ld st mv push pop

Instruction meaning

```
false == 0
true != 0
R[0] always zero
```

Data

ld r1 ads	is	R[r1] = M[ads]	load absolute
ld r1 @d r2	is	R[r1] = M[d+R[r2]]	load indirect
ld r1 +r2 r3	is	R[r1] = M[R[r2]+R[r3]]	load index
st r1 ads	is	M[ads] = R[r1]	store absolute
st r1 @d r2	is	M[d+R[r2]] = R[r1]	store indirect
st r1 +r2 r3	is	M[R[r2]+R[r3]] = R[r1]	store index
jmp ads	is	pc = ads	
jt r1 ads	is	if $R[r1] != 0$ pc = ads	
jf r1 ads	is	if $R[r1] == 0$ pc = ads	
jal r1 ads	is	R[r1] = PC; PC = ads	jump and link
ret rl	is	PC = R[r1]	return
mv r1 r2	is	R[r1] = R[r2]	
mv r1 #n	is	R[r1] = #n	move immediate

Arithmetic

two-complement integer arithmetic

add r1 r2 r3 $R[r1] = R[r2] + R[r3]$ addadd r1 r2 #n $R[r1] = R[r2] + sign$ extended nadd im	op r1 r2 r3 op r1 r2 #n	is R[r1] = R[r2] op R[r3] is R[r1] = R[r2] op n	
			add add immediate

logic (bitwise)

and r1 r2 r3 and r1 r2 #n	R[r1] = R[r2] bitand $R[r3]R[r1] = R[r2]$ bitand sign exten	and ded n and immediate
 eq r1 r2 r3 eq r1 r2 #n	R[r1] = R[r2] == R[r3] R[r1] = R[r2] == #n	equal equal immediate
 shl r1 r2 r3 shl r1 r2 #n	R[r1] = R[r2] << R[r3] R[r1] = R[r2] << #n	shift left shift left immediate
 not r1 r2	R[r1] = ~R[r2]	logical not
trap n trap 0 trap 1 trap 2	special instruction, n is in r1 stop simulation print integer in R[30] print character in R[30]	-field.

Stack operation

To facilitate passing the parameters to a subroutine and also to save state (link register) for recursive call, two stack operations are defined: push, pop. r1 is used as a stack pointer.

```
push r1 r2 R[r1]++; M[R[r1]]=R[r2]
pop r1 r2 R[r2] = M[R[r1]]; R[r1]--
```

Interrupt

There is one level hardware interrupt and one software interrupt. An internal register RetAds stores the PC when an interrupt occurs. It is used for returning from an Interrupt Service Routine. The interrupt vector is designated at the location 1000.

int O	RetAds = PC, PC = $M[1000]$, software interrupt
reti	PC = RetAds	

There are four instructions to support task switching using interrupt. Savr/resr are used to support writing a task-switcher. They are not suitable for single cycle processors.

savr	sp	push r0r15 to stack
resr	sp	pop stack to r15r0
savt	r1	R[r1] = RetAds
rest	rl	RetAds = R[r1]

Instruction format

L-format	op:5 r1:5	ads:22
D-format	op:5 r1:5	r2:5 disp:17
X-format	op:5 r1:5	r2:5 r3:5 xop:12

(r1 dest, r2,r3 source, ads and disp are sign extended)

Instructions are fixed length at 32 bits. There are 32 registers with R[0] always zero. The address space is 32-bit (4G) with 22-bit direct addressable (4M). The addressing unit is word (32-bit).

Opcode encoding

opo	code op)	forma	t
0			-	
0	nop		L	
1	ld	rl ads	L	(ads 22 bits)
2	ld	r1 @d r2	D	(d 17 bits)
3	st	rl ads	L	
4	st	r1 @d r2	D	
5	mv	rl #n	L	(n 22 bits)
6	jmp	ads	L	(ads 22 bits)
7	jal	rl ads	L	(ads 22 bits)

<pre>8 jt r1 ads 9 jf r1 ads 10 add r1 r2 #n 11 sub r1 r2 #n 12 mul r1 r2 #n 13 div r1 r2 #n 14 and r1 r2 #n 15 or r1 r2 #n 16 xor r1 r2 #n 16 xor r1 r2 #n 17 eq r1 r2 #n 18 ne r1 r2 #n 19 lt r1 r2 #n 20 le r1 r2 #n 21 gt r1 r2 #n 22 ge r1 r2 #n 23 shl r1 r2 #n 24 shr r1 r2 #n 2530 undefined 31 extended op</pre>	L D D D D D D D D D D Z X	(n 17 bits)
xop0 addr1 r2 r31 subr1 r2 r32 mulr1 r2 r33 divr1 r2 r34 andr1 r2 r35 orr1 r2 r36 xorr1 r2 r37 eqr1 r2 r39 ltr1 r2 r310 ler1 r2 r311 gtr1 r2 r312 ger1 r2 r313 shlr1 r2 r314 shrr1 r2 r315 mvr1 r2 r316 ldr1 +r2 r317 str1 +r2 r318 retr119 trapn20 pushr1 r221 popr1 r223 int024 reti25 savr25 savrr126 resrr127 savtr128 restr1294095undefined	X X X X X X X X X X X X X X X X X X X	use r1 as trap code (n 031) use r1 as stack pointer use r1 as stack pointer no argument use r1 as sp use r1 as sp

Historical fact

S21 is an extension of S2 (S2, 2007), as a result of my experience in teaching assembly language. S2 has been used for teaching since 2001. S2 itself is an "extended" version of S1 (a 16-bit processor) which was created in 1997.

To improve understandability of S2 assembly language, flags are not used. Instead, new logical instructions that have 3-address are introduced. The result (true/false) is stored in a register. Two new conditional jumps are introduced "jt", "jf" to make use of the result from logical instructions. To avoid the confusion between absolute addressing and moving between registers, a new instruction "mv" is introduced. (and "ld r1 #n" is eliminated.)

The opcode format and assembly language format for S2 follow the tradition "dest = source1 op source2" from well-known historical computers: PDP, VAX and IBM S360.

To complement the value of a register, xor with 0xFFFFFFF (-1) can be used.

xor r1 r2 #-1 r1 = complement r2

last update 2 Apr 2016