# S3.0 multicore processor

S3.0 is extended from S21. It has three-address instruction set. A general format of an instruction (register to register operations) is:

```
op r1 r2 r3 means R[r1] = R[r2] op R[r3]
```

To pass values between memory and registers, load/store instructions are used. Load means transfer memory to register. Store means transfer register to memory. There are three addressing modes: absolute, index and displacement.

In assembly language, these addressing modes are written using the convention op dest <- source.

## Instruction type

```
arithmetic:

logic:

and sub mul div mod

and or xor eq ne lt le gt ge shl shr

control:

jmp jt jf jal ret

data:

ld st push pop mov
```

## Instruction meaning

#### Data

# d is 17-bit sign extended m is 22-bit sign extended

### Control

## Interrupt

```
int #n R[31] = PC, PC = M[1000+4*n] sw interrupt reti PC = R[31] return from int wfi R[31] = PC, stop wait for int
```

#### Arithmetic

# two-complement integer arithmetic n is 17-bit sign extended

# Logic (bitwise)

#### n is 17-bit sign extended

```
and r1 r2 r3
                  R[r1] = R[r2] bit-and R[r3]
and r1 r2 #n
                  R[r1] = R[r2] bit-and n
                  R[r1] = R[r2] bit-or R[r3]
or r1 r2 r3
or r1 r2 #n
                  R[r1] = R[r2] bit-or n
                 R[r1] = R[r2] bit-xor R[r3]
xor r1 r2 r3
xor r1 r2 #n
                R[r1] = R[r2] bit-xor n
eq r1 r2 r3 R[r1] = R[r2] == R[r3] eq r1 r2 #n R[r1] = R[r2] == n
ne ...
lt ...
le ...
gt ...
ge ...
shl r1 r2 r3
                  R[r1] = R[r2] << R[r3]
shl r1 r2 #n
                  R[r1] = R[r2] << n
              R[r1] = R[r2] >> R[r3]

R[r1] = R[r2] >> n
shr r1 r2 r3
shr r1 r2 #n
```

## Stack operation

To facilitate passing the parameters to a subroutine and also to save state (link register) for recursive call, two stack operations are defined: push, pop.

```
push r1 r2 R[r1]++; M[R[r1]] = R[r2] push r2, r1 as stack pointer pop r1 r2 R[r2] = M[R[r1]]; R[r1]-- pop to r2, r1 as stack pointer push multiple R[0]..R[15], r1 as stack pointer popm r1 pop multiple R[0]..R[15], r1 as stack pointer
```

## Multicore support

### Pseudo

Pseudo instructions are unlike other instructions, they are used mainly to control the simulator and to perform input/output. "trap" instruction have two arguments. The second argument is the trap number designated the operation.

```
trap r1 #n special instruction, n is in r2-field.
trap r1 #0 stop simulation
trap r1 #1 print integer in R[r1]
trap r2 #2 print character in R[r2]
```

## Instruction format

```
L-format op:5 r1:5 ads:22
D-format op:5 r1:5 r2:5 disp:17
X-format op:5 r1:5 r2:5 r3:5 xop:12

(ads 22-bit, disp 17-bit sign extended)
```

Instructions are fixed length at 32 bits. There are 32 registers. The address space is 32-bit. Access to memory is always on word boundary (no byte-access). Absolute address (L-format) is 22-bit or the first 4M words. Index and indirect access can reach the whole 32-bit address space. Immediate value (D-format) is 17-bit. It is sign extended. The jump instructions (jmp, jt, jf) have 22-bit address.

# ISA and opcode encoding

#### opcode format

```
0 L nop no operation
1 L ld r1 ads (ads 22-bit)
2 D ld r1 @d r2 (d 17-bit sign extended)
3 L st r1 ads (ads 22-bit)
```

```
st r1 @d r2
                     (d 17-bit sign extended)
4 D
5 L
       mov r #m
                     (m 22-bit sign extended)
6 L
        jmp ads
7
       jal r1 ads
  L
8 L
       jt r1 ads
9 L
       jf r1 ads
10 D
                     (n 17-bit sign extended)
       add r1 r2 #n
11 D
       sub r1 r2 #n
12 D
       mul r1 r2 #n
13 D
       div r1 r2 #n
14 D
       and r1 r2 #n
15 D
       or r1 r2 #n
16 D
     xor r1 r2 #n
17 D
     eq r1 r2 #n
18 D
     ne r1 r2 #n
19 D
       lt r1 r2 #n
20 D
       le r1 r2 #n
21 D
       gt r1 r2 #n
22 D
       ge r1 r2 #n
23 D
       shl r1 r2 #n
24 D
       shr r1 r2 #n
25 D
       mod r1 r2 #n
26..30 undefined
31 xop
xop
0 X
      add r1 r2 r3
      sub r1 r2 r3
1 X
2 X
      mul r1 r2 r3
3 X
      div r1 r2 r3
4
  Χ
      and r1 r2 r3
5
  Χ
      or r1 r2 r3
6 X
      xor r1 r2 r3
7 X
      eq r1 r2 r3
8 X
      ne r1 r2 r3
9 X
      lt r1 r2 r3
10 X
      le r1 r2 r3
11 X
      gt r1 r2 r3
12 X
      ge r1 r2 r3
13 X
      shl r1 r2 r3
14 X
     shr r1 r2 r3
15 X
      mod r1 r2 r3
16 x
      mov r1 r2
17 X
      ld r1 +r2 r3
      st r1 +r2 r3
18 X
19 X
      ret r1
20 X
      trap r1 #n
                    use n at r1 n = 0..31
21 X
      push r1 r2
                    use r1 as stack pointer
22 X
      pop r1 r2
                    use r1 as stack pointer
      not r1 r2
23 X
24 X
      int #n
                    sw interrupt 0..3
25 X
      reti
26 X
      pushm r1
                    use r1 as stack pointer
27 X
      popm r1
                    use r1 as stack pointer
      intx #n
28 X
                    use n at r1, n = 0..31
29 X
      wfi
30 X
      cid r1
```

31 X sync

32..4095 undefined

when a field is not used, it is filled with 0.

last update 8 Mar 2017