Cache & Virtual Memory 210352 Comp. Sys. Arch. Krerk Piromsopa, Ph.D. Department of Computer Engineering Chulalongkorn University

Performance

- CPU Time=IC x CPI x Cycle time
- Access Time=
 Hit Time + Miss Rate * Miss Penalty
- or (In your slide)
 Hit Time * Hit Rate + Miss Rate * Miss Penalty

Cache

- Reduce time to access memory
- Principle of Locality
 - Temporal Locality
 - Spatial Locality

Cache Parameters

- Síze
 - Enough to fit working set (temporal)
 - Big = slow?
- Associativity
 - Large to avoid conflicts
 - Big=slow?
- Block
 - Large to exploit spatial
 - Too Large = Higher Misses & Penalty
- Replacement Algorithm





Míss Rate How to reduce miss rate? Large cache higher associativity replacement algorithm









