

Memory hierarchy

Dr. Warisa Sritriratanarak Chulalongkorn University

Today:

Why the memory hierarchy matters

Cache architecture



Cache performance

Memory is slow

Component	Speed Unit	Example Speed (Year)	Impact of Memory Wall
			Faster processing
			leads to increased
			reliance on faster
Processor	GHz	3.5 GHz (2023)	memory access
			Slower speed
		DDR4-3200 MHz	compared to processor
RAM	MHz (Advertised)	(2023)	can create bottlenecks
			While MT/s is higher,
		6400 MT/s (DDR4-	the gap with processor
RAM	MT/s (Actual)	3200)	speed persists
			Smaller size limits
		L3 Cache: 3200 MHz	data storage, but
		(Example - High-End	faster access mitigates
Cache Memory	MHz	CPU, 2023)	memory wall impact

It's pointless to get a faster processor if it spends its time waiting for memory











- Why does this improve performance?
 - Isn't the slowest memory the bottleneck?

- Why does this improve performance?
 - Isn't the slowest memory the bottleneck?

- Software has two interesting properties
 - Temporal locality
 - Spatial locality

- Temporal locality
 - If you used the datum once, you'll probably use it again
- Spatial locality
 - If you used the datum once, you'll probably use the data close to it soon

- Temporal locality
 - If you used the datum once, you'll probably use it again
- Spatial locality
 - If you used the datum once, you'll probably use the data close to it soon

for(i=0;i<100;i++) //i: temporal locality
my_array[i] = 0; //my_array: spatial locality</pre>





 Access to main memory is slow











Cache

- Keep in mind:
 - Except for a few exceptions (we'll look at them soon)...
 - Caches are microarchitectural
 - Software behaves the same way, with or without caches
 - Software is not aware of caches
 - But performance differs

Cache

• How does a cache work?

Simplicity

Direct-mapped

N-way set associative

Fully associative

Performance

- Each memory block is directly mapped to a specific cache block
 - E.g., cache has 8 blocks, each 64bits



- Each memory block is directly mapped to a specific cache block
 - E.g., cache has 8 blocks, each 64bits



- In this example, both blocks 0 and 8 (memory) are mapped to cache block 0
 - General rule: Cache block = memory block modulo number of blocks
 - How do we know which memory block is in cache to determine hit or miss?
 - Each cache block has an associated tag

Tags indicate which memory block is currently in cache

- Let's say addresses are 16 bits, access at byte level
 - Processor can address a total range of 65536 bytes (0 0xFFFF)
 - Cache has 8 blocks, each 64 bits (8bytes), total of 8*8 = 64 bytes
 - Address bits: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

- Let's say addresses are 16 bits, access at byte level
 - Processor can address a total range of 65536 bytes (0 0xFFFF)
 - Cache has 8 blocks, each 64 bits (8bytes), total of 8*8 = 64 bytes
 - Address bits: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Selects the byte in block (3 bits can select 8 different bytes)

- Let's say addresses are 16 bits, access at byte level
 - Processor can address a total range of 65536 bytes (0 0xFFFF)
 - Cache has 8 blocks, each 64 bits (8bytes), total of 8*8 = 64 bytes
 - Address bits: 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Selects Selects the which byte in block block (3 bits can (3 bits can select 8 select 8 different different blocks) bytes)

- Let's say addresses are 16 bits, access at byte level
 - Processor can address a total range of 65536 bytes (0 0xFFFF)
 - Cache has 8 blocks, each 64 bits (8bytes), total of 8*8 = 64 bytes



- Let's say addresses are 16 bits, access at byte level
 - Processor can address a total range of 65536 bytes (0 0xFFFF)
 - Cache has 8 blocks, each 64 bits (8bytes), total of 8*8 = 64 bytes



bytes)

blocks)

- Let's say addresses are 16 bits, access at byte level
 - Processor can address a total range of 65536 bytes (0 0xFFFF)
 - Cache has 8 blocks, each 64 bits (8bytes), total of 8*8 = 64 bytes



- Let's say addresses are 16 bits, access at byte level
 - Processor can address a total range of 65536 bytes (0 0xFFFF)
 - Cache has 8 blocks, each 64 bits (8bytes), total of 8*8 = 64 bytes
 65536 / 64 = 1024












Memory



- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):
 - 0, 1, 2, 3, 8, 1, 2, 8

- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):
 - 0, 1, 2, 3, 8, 1, 2, 8
 - Without cache: 800ms

- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):
 - 0, 1, 2, 3, 8, 1, 2, 8
 - With cache:

- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):



Misses: 1
Hits: 0

- With cache:
- Cache miss (100ms) but loads the whole block 0 (bytes 0 to 7)

- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):



- With cache:
- 3 cache hits (3ms)

Misses: 1 Hits: 3

- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):





- With cache:
- Cache miss (100ms) but loads the whole block 1 (bytes 8 to 15)

- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):



Misses: 2	
Hits: 6	

- Let's examine performance:
 - Memory access takes 100ms
 - Cache access takes 1ms
 - Address sequence (remember, bytes, not blocks):
 - 0, 1, 2, 3, 8, 1, 2, 8
 - With cache:

Misses: 2 Hits: 6 Hit Rate = 75%

• Total time: 203ms (4x faster than without cache)

- To determine hit rates (whether something is on cache or not), you need to consider:
 - Number of cache blocks
 - Block size
 - For every address, where is it mapped in cache, and how many other addresses are also cached (same block)

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - Hit rate and execution time? 5 minutes

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - Cache miss (block 0)

Misses: 1	
Hits: 0	
Time: 100	

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - - Cache hit (block 0)

Misses: 1	
Hits: 1	
Time: 101	

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - Cache hit (block 0)

IVIISSES: 1	
Hits: 2	
Time: 102	

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1

Cache miss (block 1)

Misses: 2	
Hits: 2	
Time: 202	

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - Cache miss (block 1)

Misses: 3	
Hits: 2	
Time: 302	

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - Cache miss (block 1)

Misses: 4	
Hits: 2	
Time: 402	

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1

Cache miss (block 1)

Misses: 5 Hits: 2 Time: 502

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - Cache hit (block 1)

Misses: 5 Hits: 3	
Time: 503	

- 8-bit address space (256 addresses)
 - Each cache block is 2 bytes
 - Direct mapped cache, 16 blocks
 - Memory access, 100ms, Cache access, 1ms
 - Address sequence: 0, 0, 1, 2, 34, 2, 34, 35, 1
 - Cache hit (block 0)

Misses: 5 Hits: 4 Time: 504

Hit rate: 44%

- Works pretty well
- Simple to implement
- Downside:
 - Performance suffers if there is heavy cache trashing (blocks are constantly being evicted)
 - Address sequence: 0, 64, 0, 64, 0, 64...
 - All mapped to block 0: all cache misses!

- Solution:
 - N-way set associative caches
 - More complicated to implement
 - Uses more hardware
 - Potentially much higher performance

- Example: 2-Way set associative
 - Basically: 2 sets of tags, 2 sets of blocks



- If an address is mapped to cache block 0
 - It can be placed in either block 0, way 0
 - Or in block 0, way 1
 - This prevents cache thrashing
 - For two addresses that are conflicting
 - More addresses still result in thrashing....
 - Require higher associativity

- On cache access
 - All tags (every way) are checked in parallel
 - If one of them matches, cache hit: great!
 - If cache miss, one way has to be updated
 - Which one?

- On cache access
 - All tags (every way) are checked in parallel
 - If one of them matches, cache hit: great!
 - If cache miss, one way has to be updated
 - Which one?
 - Remember: temporal locality

- Keep what has been most recently used
- Replacement algorithm (choosing which way)
 - LRU Least Recently Used

- Keep what has been most recently used
- Replacement algorithm (choosing which way)
 - LRU Least Recently Used
 - 2-Ways is easy:
 - 1 bit whenever way 0 is accessed, bit cleared; way 1, bit set
 - Way to replace: NOT the bit

- What if there are 4 ways?
 - LRU requires two bits per way
 - so it can store "1st", "2nd", "3rd", "4th" least recently accessed per way
 - Plus logic that updates every single counter on every access
 - This is not easy: expensive in terms of hardware

- 8-way:
 - LRU requires 3 bits per way
- 16-way
 - LRU requires 4 bits per way
 - Logic gets expensive very quickly

- Which is why N-way set associative caches use
 - Pseudo-LRU
 - Not as efficient in terms of way selection as true LRU
 - But far easier to implement
 - Good trade-off

Key point

- Something to remember:
 - "Trade-off" is a critical aspect of computer architecture
 - (and all design in general)
 - It's almost always impossible to improve one aspect without making another worse
 - The art is in choosing something that gives you the right balance

Pseudo LRU

- Many different implementations
 - Example: pointer chain (1 bit per pointer) on 4-way
 - Always points to (pseudo) least recently used



Pseudo LRU

- Pointer chain
 - Access to pointed one: change all correct pointers


Pseudo LRU

- Pointer chain
 - Access to pointed one: change all correct pointers



Pseudo LRU

- Pointer chain
 - Access to pointed one: change all correct pointers



Pseudo LRU

- Pointer chain
 - Access to pointed one: change all correct pointers



Can we go further?

- Direct mapped
 - Each address can only go in one cache block

- N-Way set associative
 - Each address can go into one of N blocks

Fully associative

- Any address can go anywhere
 - Again, some pseudo-LRU allocation mechanism

Fully associative

- Any address can go anywhere
 - Again, some pseudo-LRU allocation mechanism
 - A useful visualization:



Direct mapped

2-Way set associative

Fully associative

Last bit about caches

- All our examples were about **reading** data from memory
- What about writing?
 - Two ways
 - Write through
 - Write-back

Last bit about caches

- Write through
 - Cache hit: update in cache, update in memory
 - Cache miss: update in memory
- Write-back
 - Cache hit: update in cache only
 - Will update in memory when datum is evicted from cache

Last bit about caches

- Write back
 - Cache miss?
 - Depends on policy
 - Allocate on miss: put datum in cache, update in memory when evicted
 - No-allocate on miss: behave like write-through

Review

- Why the memory hierarchy is important
- Different cache implementations
- Cache replacement policies
 - LRU and Pseudo-LRU
- Write types and policies