























Contemporary Logic Design Sequential Case Studies	Motivation         Contemporary Logic Design           Sequential Case Studies         Note Studies	
	" Flipflops: most primitive "packaged" sequential circuits	
Chapter #7: Sequential Logic Case Studies	" More complex sequential building blocks: Storage registers, Shift registers, Counters	
Contemporary Logic Design	Available as components in the TTL Catalog	
Randy H. Katz	" How to represent and design simple sequential circuits: counters	
University of California, Berkeley	" Problems and pitfalls when working with counters:	
June 1993	Start-up States Asynchronous vs. Synchronous logic	
© R.H. Katz Transparency No. 7-1	© R.H. Katz Transparency No. 7-2	
Contemporary Logic Design Sequential Case Studies	Chapter Overview Contemporary Logic Design Sequential Case Studies	
	Examine Real Sequential Logic Circuits Available as Components	
	" Registers for storage and shifting	
	" Random Access Memories	
	" Counters	
	Counter Design Procedure	
	" Simple but useful finite state machine	
	" State Diagram, State Transition Table, Next State Functions	
	" Excitation Tables for implementation with alternative flipflop types	
	Synchronous vs. Asynchronous Counters	
	" Ripple vs. Synchronous Counters	
	" Asynchronous vs. Synchronous Clears and Loads	
© R.H. Katz Transparency No. 7-3	© R.H. Katz Transparency No. 7-4	

























	Contemporary Logic Design		Contemporary Logic Design	
Random Access Memory Write Cycle Timing	Sequential Case Studies	Random Access Memory	Sequential Case Studies	
White Cycle Tilling		RAM Refresh		
Address ———————————————————————————————————	ssXX Col AddressXX	Refresh Frequency:		
		4096 word RAM refresh each word once every 4 ms		
RAS	<b>\</b>	Assume 120ns memory access cyc	le	
(1) Latch Row Address CAS Read Row		This is one refresh cycle every 976	ns (1 in 8 DRAM accesses)!	
WE		But RAM is really organized into 64	rows	
(2) WE low		This is one refresh cycle every 62.5	i μs (1 in 500 DRAM accesses)	
Din		Large capacity DRAMs have 256 ro	ws, refresh once every 16 μs	
(3) CAS low: replace data bit		RAS-only Refresh (RAS cycling, no CA	S cycling)	
(4) DAC high units back the modified row		External controller remembers last refreshed row		
(4) RAS high: write back the modified row		Some memory chips maintain refresh	row pointer	
(5) CAS high to complete the memory cycle		CAS before RAS refresh: if CAS go	es low before RAS, then refresh	
© R L	H. Katz Transparency No. 7-53		© R.H. Katz Transparency No. 7-54	
Random Access Memory	Contemporary Logic Design Sequential Case Studies	Chapter Summary	Contemporary Logic Design Sequential Case Studies	
DRAM Variations	Sequential Case Studies			
Page Mode DRAM:		" The Variety of Sequential Circuit Package Registers, Shifters, Counters, RAMs	95	
read/write bit within last accessed row wit	thout RAS cycle	" Counters as Simple Finite State Machine		
RAS, CAS, CAS,, CAS, RAS, CAS,			5	
		" Counter Design Procedure 1. Derive State Diagram		
New column address for each CAS cycle		2. Derive State Transition Table		
Static Column DRAM:		<ol> <li>Determine Next State Functions</li> <li>Remap Next State Functions for Targ</li> </ol>	let FF Types	
like page mode, except address bit chang	nes signal new cycles	Using Excitation Tables; Implement	Logic	
rather than CAS cycling		" Different FF Types in Counters		
on writes, desclost ship or CAS while address lines are changing		J-K best for reducing gate count in pacl D is easiest design plus best for reducin		
Nibble Mode DRAM:		" Asynchronous vs. Synchronous Counter	s	
like page mode, except that CAS cycling implies next column		Avoid Ripple Counters! State transitions are not sharp		
address in sequence no need to specify column address after		Beware of potential problems when cas	cading synchronous counters	
first CAS		Offset counters: easy to design with sy		
Works for 4 bits at a time (hence "nibble")	')	Never use counters with asynchronous	clear for this kind of application	
RAS, CAS, CAS, CAS, CAS, RAS, CAS, CÁ	AS, CAS, CAS,			
			/	






















## **Finite State Machine Word Problems**

Contemporary Logic Design Finite State Machine Design

**Complex Counter** 

A sync. 3 bit counter has a mode control M. When M = 0, the counter counts up in the binary sequence. When M = 1, the counter advances through the Grav code sequence.

Binary: 000, 001, 010, 011, 100, 101, 110, 111 Gray: 000, 001, 011, 010, 110, 111, 101, 100

Valid I/O behavior:

Mode Input M	Current State	Next State (Z2 Z1 Z0)
0	000	001
0	001	010
1	010	110
1	110	111
1	111	101
0	101	110
0	110	111

© R.H. Katz Transparency No. 8-45

© R.H. Katz Transparency No. 8-47

**Finite State Machine Word Problems** Complex Counter

odule counter

title 'combination binary/gray code	aupgounter
Josephine Engineer, Itty Bity Mac	
ul device 'p22v10';	chines, inc.
ul device (p22vio);	state diagram SREG
"Input Pins	state S0: goto S1;
clk, M, RESET pin 1, 2, 3;	state S1: if M then S3 else S2;
	state S2: if M then S6 else S3;
"Output Pins	state S3: if M then S2 else S4;
Z0, Z1, Z2 pin 19, 20, 21;	state S4: if M then S0 else S5;
	state S5: if M then S4 else S6;
<pre>Z0, Z1, Z2 istype 'pos,reg';</pre>	state S6: goto S7;
	<pre>state S7: if M then S5 else S0;</pre>
"State registers	
SREG = [Z0, Z1, Z2];	<pre>test_vectors ([clk, RESET, M] -&gt; [Z0, Z</pre>
S0 = [0,0,0];	$[0,1,.X.] \rightarrow [0,0,0];$
S1 = [0,0,1];	$[.C.,0,0] \rightarrow [0,0,1];$
S2 = [0,1,0];	$[.C.,0,0] \rightarrow [0,1,0];$
S3 = [0,1,1];	$[.C.,0,1] \rightarrow [1,1,0];$
S4 = [1,0,0];	[.C.,0,1] -> [1,1,1];
S5 = [1,0,1];	[.C.,0,1] -> [1,0,1];
S6 = [1,1,0];	$[.C.,0,0] \rightarrow [1,1,0];$
S7 = [1,1,1];	$[.C.,0,0] \rightarrow [1,1,1];$
	end counter;
equations	0112 0021002 /
[Z0.ar, Z1.ar, Z2.ar] = RESET; "Re	eset to state SO
ABE	L Description



© R.H. Katz Transparency No. 8-48









Contemporary Logic Design FSM Optimization	Chapter Outline Contemporary Logic Design FSM Optimization
	" Procedures for optimizing implementation of an FSM
	State Reduction
Chapter #9: Finite State	State Assignment
Machine Optimization	" Computer Tools for State Assignment: Nova, Mustang, Jedi
Contemporary Logic Design	" Choice of Flipflops
Contemporary Logic Design	" FSM Partitioning
Randy H. Katz University of California, Berkeley	
July 1993	
© R.H. Katz Transparency No. 9-1	© R.H. Katz Transparency No. 9-2
Contemporary Logic Design	Contemporary Logic Design
Motivation FSM Optimization	Motivation State Reduction
Basic FSM Design Procedure:	
<ul><li>(1) Understand the problem</li><li>(2) Obtain a formal description</li></ul>	
(3) Minimize number of states	
(4) Encode the states	
(4) Encode the states Chapter! (5) Choose FFs to implement state register	
(6) Implement the FSM Next Chapter	
	0
	٥ Odd Parity Checker: two alternative state diagrams
	" Identical output behavior on all input strings
	" FSMs are equivalent, but require different implementations
	" Design state diagram without concern for # of states, Reduce later
© R.H. Katz Transparency No. 9-3	© R.H. Katz Transparency No. 9-4



S	tate Reduction				Conte	mporary Log	gic Design		State Reduction			Conte FSM	emporary Logic Des Optimization
	Row Matching Metho	od					N N		Row Matching Meth	nod			
	Initial State Trans	sition Table:							Initial State Tran	sition Table:			
			Next St	ate	Out	put					Next State	e Out	put
	Input Sequence	Present State	X=0 X	< <u>=1</u>	X=0	X=1			Input Sequence	Present State	X=0 X=	1 <b> </b> X=0	X=1
	Reset	S <sub>0</sub>		S <sub>2</sub>	0	0			Reset	S <sub>0</sub>	$S_1 S_2$		0
	0	S <sub>1</sub>	-	S <sub>4</sub>	0	0			0	S <sub>1</sub>	$S_3 S_4$	0	0
	1	<u>S2</u>		S <sub>6</sub>	0	0			1	S <sub>2</sub>	S <sub>5</sub> S <sub>6</sub>	0	0
	00	S <sub>3</sub>		S <sub>8</sub>	0	0			00	S <sub>3</sub>	S <sub>7</sub> S <sub>8</sub>		0
	01	S <sub>4</sub>		S <sub>10</sub>	0	0			01	S <sub>4</sub>	S <sub>9</sub> S <sub>10</sub>	) 0	0
	10	S <sub>5</sub>		S <sub>12</sub>	0	0 0			10	S <sub>4</sub> S <sub>5</sub> S <sub>6</sub>	$S_{11} S_{12}$		0
	11000	S <sub>6</sub> S <sub>7</sub>		S <sub>14</sub> S <sub>0</sub>	0	0			<u> </u>	5 <sub>6</sub>	$S_{13} S_{14}$		0
	000	S <sub>8</sub>		S <sub>0</sub>	0	0			000	S <sub>7</sub>	S <sub>0</sub> S <sub>0</sub>		0
	010	S <sub>9</sub>		S <sub>0</sub>	Ő	0			010	S <sub>8</sub> S <sub>9</sub>	$egin{array}{ccc} S_0 & S_0 \ S_0 & S_0 \end{array}$	0	0
	011	S <sub>10</sub>		S <sub>0</sub>	1	0			D11	S <sub>10</sub>	$S_0 S_0$		0
	100	S <sub>11</sub>		S <sub>0</sub>	0	0			100	S <sub>11</sub>	$S_0 S_0$	1	0
	101	S <sub>12</sub>	<b>S</b> <sub>0</sub>	S <sub>0</sub>	1	0			101	S <sub>12</sub>	$S_0 S_0$	1	0
	110	S <sub>13</sub>		S <sub>0</sub>	0	0			110	S <sub>13</sub>	$S_0 S_0$		0
	111	S <sub>14</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0			111	S <sub>14</sub>		0	0
			©	R.H. Kat	tz Trans	sparency No. 9	9-9				© R.H	H. Katz Trar	nsparency No. 9-10
S	tate Reduction				Conte	mporary Log	gic Design		State Reduction			Conto FSM	emporary Logic Des
S	tate Reduction Row Matching Meth	od			Conte FSM C	mporary Log Optimization	gic Design		State Reduction Row Matching Meth	nod		Conto FSM	emporary Logic Des Optimization
S	tate Reduction Row Matching Metho	od	Nort		FSM C	Optimization	gic Design	5	State Reduction Row Matching Meth	nod	Nevé Cés	FSM	Optimization
Si	Row Matching Meth		Next S		<i>FSM с</i> Оu	<i>Optimization</i> Itput	gic Design	S	Row Matching Meth		Next Sta	FSM	<i>Optimization</i> utput
Si	Row Matching Metho	Present State	X=0	X=1	<i>гям с</i> Ои Х=0	Optimization Itput ) X=1	gic Design		Row Matching Meth	Present State	X=0 X	ate Or =1 X=	Optimization utput 0 X=1
Si	Row Matching Method	Present State S <sub>0</sub>	X=0 X S <sub>1</sub>	X=1 S <sub>2</sub>	<i>FSM с</i> Оц Х=0	Deptimization Itput ) X=1 0	gic Design		Row Matching Meth	Present State S <sub>0</sub>	X=0 X S <sub>1</sub> S	$\begin{array}{c c} FSM \\ \hline ate & Ot \\ =1 & X = 0 \\ \hline S_2 & 0 \end{array}$	Optimization utput 0 X=1
Si	Row Matching Metho	Present State S <sub>0</sub> S <sub>1</sub>	X=0 S <sub>1</sub> S <sub>3</sub>	X=1 S <sub>2</sub> S <sub>4</sub>	Си Оц Х=0 0	Detimization Itput ) X=1 0 0	gic Design		Row Matching Meth	Present State S <sub>0</sub> S <sub>1</sub>	X=0 X S <sub>1</sub> S S <sub>3</sub> S	$\begin{array}{c c} FSM \\ \hline ate & Ot \\ =1 & X = 0 \\ \hline S_2 & 0 \\ \hline S_4 & 0 \end{array}$	$     \begin{array}{r} \text{Optimization} \\ \text{utput} \\ 0 \\ \hline 0 \\ \hline 0 \\ \hline \end{array}   \end{array} $
Si	Row Matching Method	Present State S <sub>0</sub>	X=0 S <sub>1</sub> S <sub>3</sub> S <sub>5</sub>	X=1 S <sub>2</sub> S <sub>4</sub> S <sub>6</sub>	<i>FSM с</i> Оц Х=0	Deptimization Itput ) X=1 0	gic Design		Row Matching Meth	Present State S <sub>0</sub>	X=0 X $S_1$ S $S_3$ S $S_5$ S	$\begin{array}{c c} FSM \\ \hline \\ ate & Ot \\ \hline \\ =1 & X = 1 \\ \hline \\ \hline \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	$     \begin{array}{r}          Optimization \\             utput \\             0 X=1 \\             0 \\             0         $
Si	Row Matching Method	Present State $S_0$ $S_1$ $S_2$ $S_3$ $S_4$	$\begin{array}{c c} X = 0 & 2 \\ \hline S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ \end{array}$	X=1 S <sub>2</sub> S <sub>4</sub> S <sub>6</sub> S <sub>8</sub> S <sup>1</sup> 0	Ou X=0 0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ \hline 0 \\ 0 \\$	gic Design		Row Matching Meth	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ S_1 \\ S_2 \\ \hline S_3 \\ S_4 \end{array}$	$   \begin{array}{ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} FSM \\ \hline \\ ate & Ot \\ \hline \\ =1 & X = 1 \\ \hline \\ \hline \\ \hline \\ \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	0ptimization utput 0 X=1 0 0 0 0 0 0 0 0 0
Si	Row Matching Method	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ \hline S_1 \\ \hline S_2 \\ \hline S_3 \\ \hline S_4 \\ \hline S_5 \\ \end{array}$	$\begin{array}{c c} X = 0 & 2 \\ \hline S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ \end{array}$	$   \begin{array}{c} X = 1 \\ S_2 \\ S_4 \\ S_6 \\ S_8 \\ S_{10}^{10} \\ S_{10}^{10} \end{array} $	Cu X=0 0 0 0 0 0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ \hline 0 \\ \hline 0 \\ \hline 0 \\ \hline 0 \\ 0 \\ 0 \\ 0$	gic Design		Row Matching Meth	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ \hline S_1 \\ \hline S_2 \\ \hline S_3 \\ \hline S_4 \\ \hline S_5 \end{array}$	$\begin{array}{cccc} X = 0 & X \\ S_1 & S \\ S_3 & S \\ S_5 & S \\ S_7 & S \\ S_9 & S \\ S_{11} & S \end{array}$	$\begin{array}{c c} FSM \\ \hline \\ ate & Ot \\ =1 & X = 1 \\ \hline \\ S_2 & 0 \\ \hline \\ S_2 & 0 \\ \hline \\ S_4 & 0 \\ \hline \\ S_6 & 0 \\ \hline \\ S_6 & 0 \\ \hline \\ S_8 & 0 \\ \hline \\ \\ S_8 & 0 \\ \hline \\ \\ S_1 & 0 \\ \hline \\ \\ S_1 & 0 \\ \hline \\ \\ \\ S_1 & 0 \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	Optimization           utput           0
Si	Row Matching Method	$\begin{array}{r} \text{Present State} \\ \hline S_0 \\ \hline S_1 \\ \hline S_2 \\ \hline S_3 \\ \hline S_4 \\ \hline S_5 \\ \hline S_6 \\ \end{array}$	$\begin{array}{c} X=0 \\ S_{1} \\ S_{3} \\ S_{5} \\ S_{7} \\ S_{9} \\ S_{11} \\ S_{13} \end{array}$	$\begin{array}{c c} X = 1 \\ S_2 \\ S_4 \\ S_6 \\ S_{10} \\ S_{10}^{10} \\ S_{14}^{10} \end{array}$	Cu X=0 0 0 0 0 0 0 0	$\begin{array}{c} \text{Optimization} \\ \text{Itput} \\ 0 \\ \hline 0 \\ \hline 0 \\ \hline 0 \\ 0 \\ \hline 0 \\ 0 \\ 0$	gic Design		Row Matching Meth Input Sequence Reset 0 1 00 01 10 11	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ S_1 \\ S_2 \\ S_3 \\ S_4 \\ S_5 \\ S_6 \\ \end{array}$	$\begin{array}{cccc} X = 0 & X \\ S_1 & S \\ S_3 & S \\ S_5 & S \\ S_7 & S \\ S_9 & S \\ S_{11} & S \\ S_{13} & S \end{array}$	$FSM$ ate O( =1 X=( $5_2$ 0 $5_4$ 0 $5_6$ 0 $5_6$ 0 $5_8$ 0 $5_1$ 0	Optimization           utput           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0
Si	Row Matching Method	Present State $S_0$ $S_1$ $S_2$ $S_3$ $S_4$ $S_5$ $S_6$ $S_7$	$\begin{array}{c} X=0 \\ S_1 \\ S_3 \\ S_5 \\ S_7 \\ S_9 \\ S_{11} \\ S_{13} \\ S_0 \end{array}$	$\begin{array}{c} X = 1 \\ S_2 \\ S_4 \\ S_6 \\ S_7 \\ S_{10} \\ S_{10} \\ S_{10} \\ S_{14} \\ S_0 \end{array}$	FSM 0           Out           X = 0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0	$\begin{array}{c} \text{Optimization} \\ \text{Itput} \\ 0 \\ \hline 0 \\ 0 \\$	gic Design		Row Matching Meth Input Sequence Reset 0 1 1 00 01 10 11	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ S_1 \\ S_2 \\ S_3 \\ S_4 \\ S_5 \\ S_6 \\ S_7 \\ \end{array}$	$\begin{array}{cccc} X = 0 & X \\ S_1 & S \\ S_3 & S \\ S_5 & S \\ S_7 & S \\ S_9 & S \\ S_{11} & S \\ S_{13} & S \\ S_0 & S \end{array}$	$\begin{array}{c c} FSM \\ \hline \\ ate \\ =1 \\ X = 1 \\ \hline \\ S_2 \\ 0 \\ \hline \\ S_4 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	Optimization           utput           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0
Si	Row Matching Meth           Input Sequence           Reset           0           1           00           01           10           11           000           001	Present State $S_0$ $S_1$ $S_2$ $S_3$ $S_4$ $S_5$ $S_6$ $S_7$ $S_8$	$\begin{array}{c c} X=0 & 2 \\ S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 & \\ S_0 & \\ S_0 & \\ \end{array}$	$\begin{array}{c} X = 1 \\ S_2 \\ S_4 \\ S_6 \\ S_{10} \\ S_{10}$	FSM 0           Out           X = 0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0           0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ \hline 0 \\ 0 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0$	gic Design		Row Matching Meth           Input Sequence           0           1           00           1           00           11           000           01           10           01           000           01	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ S_1 \\ S_2 \\ S_3 \\ S_4 \\ S_5 \\ S_6 \\ \hline S_7 \\ S_8 \\ \end{array}$	$\begin{array}{cccc} X = 0 & X \\ S_1 & S \\ S_3 & S \\ S_5 & S \\ S_7 & S \\ S_9 & S \\ S_{11} & S \\ S_{13} & S \\ S_0 & S \\ S_0 & S \\ S_0 & S \end{array}$	$\begin{array}{c c} FSM \\ \hline \\ ate \\ =1 \\ \hline \\ S_2 \\ 0 \\ \hline \\ S_4 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ \\ S_6 \\ 0 \\ \hline \\ \\ S_1 \\ 0 \\ 0 \\ \hline \\ \\ S_0 \\ 0 \\ \hline \\ \\ S_0 \\ 0 \\ \hline \end{array}$	Optimization           0
Si	Row Matching Meth           Input Sequence           0           1           00           01           10           11           000           001           10           11	Present State $S_0$ $S_1$ $S_2$ $S_3$ $S_4$ $S_5$ $S_6$ $S_7$ $S_8$ $S_9$	$\begin{array}{c c} X=0 & 2 \\ \hline S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 & \\ S_0 & \\ S_0 & \\ S_0 & \\ \end{array}$	$\begin{array}{c} X = 1 \\ S_2 \\ S_4 \\ S_6 \\ S_6 \\ S_6 \\ S_7 \\ S_7$	FSM 0           Out           X = 0           0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ X = 1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	gic Design		Row Matching Meth           Input Sequence           0           1           00           01           10           01           10           001           001           011	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ S_1 \\ S_2 \\ S_3 \\ S_4 \\ S_5 \\ S_6 \\ S_7 \\ S_8 \\ S_9 \\ \end{array}$	$\begin{array}{c cccc} X = 0 & X \\ \hline S_1 & S \\ \hline S_3 & S \\ \hline S_5 & S \\ \hline S_7 & S \\ \hline S_9 & S \\ \hline S_{11} & S \\ \hline S_{13} & S \\ \hline S_0 & S \\ $	$\begin{array}{c c} FSM \\ \hline \\ ate \\ =1 \\ \hline \\ X=0 \\ \hline \\ S_2 \\ 0 \\ \hline \\ S_2 \\ 0 \\ \hline \\ S_4 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ S_10 \\ 0 \\ \hline \\ S_0 \\ 0 \\ \hline \end{array}$	Optimization           0
Si	Input Sequence           Reset           0           1           00           01           10           11           000           011           10           01           001           011           000           001           011           010           011           011           011	Present State $S_0$ $S_1$ $S_2$ $S_3$ $S_4$ $S_5$ $S_6$ $S_7$ $S_8$ $S_9$ $S_{10}$	$\begin{array}{c c} X=0 & 2 \\ \hline S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 & \\ \end{array}$	$X = 1 S_{2} S_{4} S_{5} S$	Ou X=0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ X=1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	gic Design		Row Matching Meth           Input Sequence           0           1           00           01           10           11           000           001           01           10           11           000           001           011           010           011 or 101	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ S_1 \\ S_2 \\ S_3 \\ S_4 \\ S_5 \\ S_6 \\ S_7 \\ S_8 \\ S_9 \\ S_{10} \\ \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} FSM \\ \hline FSM \\ =1 & X = 0 \\ \hline S_2 & 0 \\ \hline S_2 & 0 \\ \hline S_4 & 0 \\ \hline S_6 & 0 \\ \hline S_6 & 0 \\ \hline S_6 & 0 \\ \hline S_10 & 0 \\ \hline$	Optimization           0
Si	Row Matching Meth           Input Sequence           0           1           00           01           10           11           000           001           10           11	Present State $S_0$ $S_1$ $S_2$ $S_3$ $S_4$ $S_5$ $S_6$ $S_7$ $S_8$ $S_9$ $S_{10}$ $S_{11}$	$\begin{array}{c c} X=0 & 2 \\ \hline S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 & \\ \end{array}$	$X = 1 S_{2} S_{4} S_{6} S_{0} S_{0} S_{1} S_{1}$	FSM 0           Out           X = 0           0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ X = 1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	gic Design		Row Matching Meth           Input Sequence           0           1           00           01           10           01           10           001           001           011	$\begin{array}{c} {\sf Present State} \\ & S_0 \\ & S_1 \\ & S_2 \\ & S_3 \\ & S_4 \\ & S_5 \\ & S_6 \\ & S_7 \\ & S_8 \\ & S_9 \\ & S_9 \\ & S_{10} \\ & S_{11} \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} FSM \\ \hline \\ ste \\ =1 \\ X = 1 \\ \hline \\ S_2 \\ 0 \\ \hline \\ S_4 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ S_0 \\ \hline \\ \\ \\ S_0 \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	Optimization           0
Si	Input Sequence           Reset           0           1           00           01           10           11           000           011           10           11           000           001           10           11           000           001           010           011 or 101           100	Present State $S_0$ $S_1$ $S_2$ $S_3$ $S_4$ $S_5$ $S_6$ $S_7$ $S_8$ $S_9$ $S_{10}$	$\begin{array}{c c} X=0 & 2 \\ \hline S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 & \\ \end{array}$	$X = 1 S_{2} S_{4} S_{5} S$	Cu X=0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ X=1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	gic Design		Row Matching Meth           Input Sequence           Reset           0           1           00           01           10           11           000           01           10           11           000           011           010           011 or 101           100	$\begin{array}{c} \text{Present State} \\ \hline S_0 \\ S_1 \\ S_2 \\ S_3 \\ S_4 \\ S_5 \\ S_6 \\ S_7 \\ S_8 \\ S_9 \\ S_{10} \\ \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} FSM \\ \hline \\ ste \\ =1 \\ X = 1 \\ \hline \\ S_2 \\ 0 \\ \hline \\ S_4 \\ 0 \\ \hline \\ S_6 \\ 0 \\ \hline \\ S_0 \\ \hline \\ \\ \\ S_0 \\ \hline \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ $	Optimization           0
Si	Input Sequence           Reset           0           1           00           01           10           11           000           011           10           11           000           011           100           011           010           011 or 101           100           110	$\begin{array}{r} \text{Present State} \\ \hline S_0 \\ \hline S_1 \\ \hline S_2 \\ \hline S_3 \\ \hline S_4 \\ \hline S_5 \\ \hline S_6 \\ \hline S_7 \\ \hline S_8 \\ \hline S_9 \\ \hline S_{10} \\ \hline S_{11} \\ \hline S_{13} \\ \end{array}$	$\begin{array}{c c} X=0 & 2 \\ S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 &$	$X = 1 S_{2} S_{4} S_{6} S_{5} S_{$	Cu X=0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ X=1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	gic Design		Input Sequence           Reset           0           1           00           1           00           01           10           11           000           011           10           11           000           011           100           011 or 101           100           110	$\begin{array}{c} \text{Present State} \\ & S_0 \\ & S_1 \\ & S_2 \\ & S_3 \\ & S_4 \\ & S_5 \\ & S_6 \\ & S_7 \\ & S_8 \\ & S_9 \\ \hline & S_{10} \\ & S_{11} \\ & S_{13} \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} FSM \\ \hline FSM \\ =1 & X = 0 \\ \hline S_2 & 0 \\ \hline S_2 & 0 \\ \hline S_4 & 0 \\ \hline S_6 & 0 \\ \hline S_10 & 0 \\ \hline S_10 & 0 \\ \hline S_0 & 0 \\ \hline S_$	Optimization           0
Si	Input Sequence           Reset           0           1           00           01           10           11           000           011           10           11           000           011           100           011           010           011 or 101           100           110	$\begin{array}{r} \text{Present State} \\ \hline S_0 \\ \hline S_1 \\ \hline S_2 \\ \hline S_3 \\ \hline S_4 \\ \hline S_5 \\ \hline S_6 \\ \hline S_7 \\ \hline S_8 \\ \hline S_9 \\ \hline S_{10} \\ \hline S_{11} \\ \hline S_{13} \\ \end{array}$	$\begin{array}{c c} X=0 & 2 \\ S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 &$	$X = 1 S_{2} S_{4} S_{6} S_{5} S_{$	Cu X=0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ X=1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	gic Design		Input Sequence           Reset           0           1           00           1           00           01           10           11           000           011           10           11           000           011           100           011 or 101           100           110	$\begin{array}{c} \text{Present State} \\ & S_0 \\ & S_1 \\ & S_2 \\ & S_3 \\ & S_4 \\ & S_5 \\ & S_6 \\ & S_7 \\ & S_8 \\ & S_9 \\ \hline & S_{10} \\ & S_{11} \\ & S_{13} \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} FSM \\ \hline FSM \\ =1 & X = 0 \\ \hline S_2 & 0 \\ \hline S_2 & 0 \\ \hline S_4 & 0 \\ \hline S_6 & 0 \\ \hline S_10 & 0 \\ \hline S_10 & 0 \\ \hline S_0 & 0 \\ \hline S_$	Optimization           0
Si	Input Sequence           Reset           0           1           00           01           10           11           000           011           10           11           000           011           100           011           010           011 or 101           100           110	$\begin{array}{r} \text{Present State} \\ \hline S_0 \\ \hline S_1 \\ \hline S_2 \\ \hline S_3 \\ \hline S_4 \\ \hline S_5 \\ \hline S_6 \\ \hline S_7 \\ \hline S_8 \\ \hline S_9 \\ \hline S_{10} \\ \hline S_{11} \\ \hline S_{13} \\ \end{array}$	$\begin{array}{c c} X=0 & 2 \\ S_1 & \\ S_3 & \\ S_5 & \\ S_7 & \\ S_9 & \\ S_{11} & \\ S_{13} & \\ S_0 &$	$X = 1 S_{2} S_{4} S_{6} S_{5} S_{$	Cu X=0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	$\begin{array}{c} \text{Dptimization} \\ \text{Itput} \\ 0 \\ X=1 \\ \hline 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 \\$	gic Design		Input Sequence           Reset           0           1           00           1           00           01           10           11           000           011           10           11           000           011           100           011 or 101           100           110	$\begin{array}{c} \text{Present State} \\ & S_0 \\ & S_1 \\ & S_2 \\ & S_3 \\ & S_4 \\ & S_5 \\ & S_6 \\ & S_7 \\ & S_8 \\ & S_9 \\ \hline & S_{10} \\ & S_{11} \\ & S_{13} \end{array}$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c} FSM \\ \hline FSM \\ =1 & X = 0 \\ \hline S_2 & 0 \\ \hline S_2 & 0 \\ \hline S_4 & 0 \\ \hline S_6 & 0 \\ \hline S_10 & 0 \\ \hline S_10 & 0 \\ \hline S_0 & 0 \\ \hline S_$	Optimization           0







State Reduction	Contemporary Logic Design FSM Optimization	State Assignment	Contemporary Logic Design FSM Optimization
Implication Chart Method		When FSM implemented with gate logic, r	number of gates will depend on
The detailed algorithm:		mapping between symbolic state names a	and binary encodings
1. Construct implication chart, on states taken two at a time	e square for each combination of	4 states = 4 choices for first state, 3 for so = 24 different encodings (4!)	econd, 2 for third, 1 for last
2. Square labeled Si, Sj, if outp Otherwise write down impl combinations	uts differ than square gets "X". ied state pairs for all input	Example for State Assignment: Traffic Lig	
already labeled "X", then Si, Sj i	m, Sn and that pair labels a square	Image: None of the second se	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
"X".		01 10 11 00 11 01 10 00 X X 0 01 11 00 10 11 10 00 01 X X 0 01 11 10 00 11 11 0 01 00 X 1 1	FY         FY         0         10         01           FY         HG         1         10         01
5. For each remaining unmarked equivalent.	square Si, Sj, then Si and Sj are	24 state assignments for the traffic light controller Symbolic S	State Names: HG, HY, FG, FY
	© R.H. Katz Transparency No. 9-25		© R.H. Katz Transparency No. 9-26
State Assignment           Some Sample Assignments for the T           Espresso input format:           .i5           .o7           .ib c tl ts q1 q0           .ob p1 p0 st h1 h0           .p10           0 HG HG 00011           .0- HG HG 00011           .0- HG HG 00011           .0- HG G G 0100           .0- FG FG 1000           .0- FG FY 11000           .0- FG FY 11000           .0- HY HY 01100           .1- FG FY 11000           .0- HY FY 01007           .1- HY HG 11007           .2           .2           .3           .4           .5	0 f1 f0 0 0 0 0 0	.00 p1 p0 st n1 n0 r1 n0       .0t         .p 9       .p         11-00 0110000       11.         -101 1010000       -00        010 1001001      1        01 001001      1        01 0000010      1        11 101000      0         011 101000      0         -1-11 1011000      0         .e       .e         26 literals       9 unique terms       8         several 5 and 4       no 5 input	7 c tl ts q1 q0 p1 p0 st h1 h0 f1 f0
	© R.H. Katz Transparency No. 9-27		© R.H. Katz Transparency No. 9-28





State Assignment	Contemporary Logic Design FSM Optimization	State Assignment					Contemporary Logic Design
One Hot Encodings		Computer-Based Metho	ds				
n states encoded in n flipflops	s	NOVA: State Assignme	ent foi	r 2-Lev	el Circi	uit Net	works
		Input Constraints: st					
HG = 0001 HY = 0010		-				••	ors of same predecesso
FG = 0100 FY = 1000	Complex logic for						
	discrete gate implementation	NOVA Input File for the		-			
.i 7 .0 9	.i 7 .o 9	inputs current_stat			e outpu	uts	
.ilb c tl ts q3 q2 q1 q0 .ob p3 p2 p1 p0 st h1 h0 f1 f0	.ilb c tl ts q3 q2 q1 q0 .ob p3 p2 p1 p0 st h1 h0 f1 f2	0 HG HG -0- HG HG					
.p 10 0 0001 0001 00010 0001 0001 00010	.p 8 10-0100 010001000	11- НС НУ 0 НУ НУ					
-0- 0001 0001 00010 11- 0001 0010 10010	11-0001 001010010 -0-0001 000100010	1 HY FG					
0 0010 0010 00110 1 0010 0100 10110	00001 000100010 00100 100011000	10- FG FG 0 FG FY					
10- 0100 0100 01000 0 0100 1000 11000	-1-0100 100011000 00010 101001111	-1- FG FY	110	000			
-1- 0100 1000 11000 0 0010 1000 01001	10010 010111111 .e	0 FY FY 1 FY HG					
1 0010 0001 11001 .e							
Espresso Inputs	Espresso Outputs	nova -e <encoding< td=""><td>stra</td><td>tegy&gt;</td><td>-t &lt;1</td><td>nova :</td><td>input file&gt;</td></encoding<>	stra	tegy>	-t <1	nova :	input file>
	© R.H. Katz Transparency No. 9-37					© R.H. P	Catz Transparency No. 9-38
State Assignment	Contemporary Logic Design FSM Optimization	State Assignment					Contemporary Logic Design FSM Optimization
Computer-Based Methods		Computer-Based Meth	ods				
Greedy: satisfy as many input	constraints as possible						
		Greedy (-e ig):	<u>HG</u> 00	<u>НҮ</u> 11	<u>FG</u> 01	<u>FY</u> 10	<u># of Product Terms</u> 9
Hybrid: satisfy input constrair strategy	nts, more sophisticated improvement	Hybrid (-e ih):	00	11	10	01	-
Strategy		Exact (-e ie):					9
I/O Hybrid: satisfy both input	and output constraints		11	10	01	00	10
		IO Hybrid (-e ioh):	00	01	11	10	9
Exact: satisfy ALL input cond	itions	I Annealing (-e ia):	01	10	11	10	9
		Random (-e r):	11	00	01	10	9
Input Annealing: like hybrid, b	out uses an even improvement strategy						
1 Hot upon a 1 hot anading							
1-Hot: uses a 1-hot encoding		-z HG on the comma	nd lin	e force	s NOV	A to as	sign 00 to state HG
Random: uses a randomly ge	nerated encoding	-		-			-
	© R.H. Katz Transparency No. 9-39	_				© R.H M	atz Transparency No. 9-40

State Assignment         Contemporary Logic Design FSM Optimization           Computer Based Methods         More NOVA Examples:           3-bit Recognizer         - s0 s1 0         S0 S1' S3' S4' terms           0 s1 s3 0         Greedy: 00 01 11 10 4         1 10 4           1 s1 s4 0         Hybrid: 00 01 10 11 4         - s3 s0 0           - s3 s0 0         Exact: 00 01 10 11 4         1 s4 s0 0           1 s4 s0 0         I Ann: 00 01 11 10 4         Random: 00 11 10 11 4	Contemporary Logic Design FSM OptimizationContemporary Logic Design FSM OptimizationContemporary Logic Design FSM OptimizationContemporary Logic Design 	
© R.H. Katz Transparency No. 9-41           State Assignment         Contemporary Logic Design	S0         S1         S2         S3'         S4'         S7'         S10' terms           Greedy:         100         110         010         011         111         000         001         7           Hybrid:         101         110         011         000         010         7           Exact:         101         110         011         000         010         7           IO Hyb:         110         011         001         100         010         7           IO Hyb:         110         011         000         010         7           I Ann:         100         101         111         100         000         10           @ R.H. Katz         Transparency No. 9-42	
Mustang	Mustang	
Oriented towards multi-level logic implementation	Goal: maximum common subexpressions in next state function	
Goal is to reduce literal count, rather than product terms	Encoding Strategies:	
Input Format:	Random	
.i 3# inputs.o 5# outputs.s 2# of state bits	Sequential	
0 HG HG 00010 -0- HG HG 00010	One-Hot	
11- HG HY 10010 0 HY HY 00110 1 HY FG 10110 10- FG FG 01000 0 FG FY 11000 -1- FG FY 11000 -0 FY FY 01001 1 FY HG 11001	<i>Fan-in:</i> states with common predecessors given adjacent assignment <i>Fan-out:</i> state with common next state and outputs given adjacent assignments	
© R.H. Katz Transparency No. 9-43	© R.H. Katz Transparency No. 9-44	

State Assignr	nent	Contemporary Logic Design FSM Optimization	State	Assignment		Contemporary Logic Design FSM Optimization
Mustang			JED	-	# of ototool or	coding bit length
Traffic Lig	ht:		Inp	out Format: .i 4	# OI States, ei	
Random: Sequentia Fan-in: Fan-out: 4 Bit Strin Random: Sequentia Fan-in: Fan-out:	HG HY FG FY # product terms 01 10 11 00 9 1: 01 10 11 00 9 00 01 10 11 8 10 11 00 01 8 g Recognizer: S0 S1 S3' S4' # product terms 01 10 11 00 5 10 11 01 14 10 11 00 01 4 10 11 00 01 4 g Recognizer: S0 S1 S2 S3' S4' S7' S10 101 010 011 110 111 001 000	8 8 8 6	Kinds o Kinds o Gen Er	of states of outputs of outputs of outputs - 0 - H - 1 - H - 0 - H - 1 - H - 0 - H - 1 - H 0 H 1 H 	tates 4 2 HG H olors 3 2 GREEN G HG 0 GREEN RI G HG 0 GREEN RI G HY 1 GREEN RI Y HY 0 YELLOW I G FG 0 RED GREI G FY 1 RED GREI G FY 1 RED GREI Y FY 0 RED YELI Y HG 1 RED YELI est encodings for s	N RED YELLOW ED ED ED RED RED EN EN EN LOW
				Output Dominant Modified Output Dominate		
	© R.H. K	atz Transparency No. 9-45		I/O Combination	© R.H. Kat	z Transparency No. 9-46
Input: Output: Comb.: Output': 4 Bit Strin Input: Output: Comb.: Output':		9 9 10 ' # product terms 7 7 7 8	Must	Assignment tang vs. Jedi raffic Light Controller Q1 = HL0 " TS + FL0 " TS' $Q0 = Q1 " C' " P1 + C " TL ST = Q0 " P0' + Q0' " P0 HL1 = FL0 + P1 " P0' HL0 = P1' " P0 FL1 = P1' FL0 = HL0' " P0 Q1 = HL1 " C " TL + HL0 + Q0 = HL0 " TS + FL1 + FL ST = Q1 " HL1 + Q1' " FL0' HL1 = P1' " P0' HL0 = P1 " P0' HL0 = P1 " P1' FL1 = HL0' " P1 FL0 = HL1' " P1'$	" P0' + TS' " P0 - FL1 " C " TL' 0 " TS'	Contemporary Logic Design FSM Optimization
	· · · ·	atz Transparency No. 9-47			© R.H. Kat	z Transparency No. 9-48







Chapter Summary	Contemporary Logic Design FSM Optimization
" Optimization of FSM	
State Reduction Methods: Row Matching, Im	plication Chart
State Assignment Methods: Heuristics and C	Computer Tools
" Implementation Issues	
Choice of Flipflops	
Finite State Machine Partitioning	
© R.H	. Katz Transparency No. 9-61









Implementation Stra	ategies	Contemporary Logic Design FSM Implementation		nplementation Stra	Contemporary Logic Design FSM Implementation	
Specifying PALs	with ABEL			Specifying PALs	with ABEL	١
P10H8 PAL	<pre>module bcd2excess3 title 'BCD to Excess 3 Code u1 device 'p10h8';</pre>	Converter State Machine'		P12H6 PAL	module bcd2excess3 title 'BCD to Excess 3 Code Converter State Machine' ul device 'p12h6';	
	"Input Pins X,Q2,Q1,Q0,D11i,D12i pin	1,2,3,4,5,6;			"Input Pins X, Q2, Q1, Q0 pin 1, 2, 3, 4;	
	"Output Pins D2,D110,D120,D1,D0,Z pin	19,18,17,16,15,14;			"Output Pins D2, D1, D0, Z pin 17, 18, 16, 15;	
	<pre>INSTATE = [Q2, Q1, Q0]; S0 = [0, 0, 0]; S1 = [0, 0, 1]; S2 = [0, 1, 1]; S3 = [1, 1, 0]; S4 = [1, 0, 0]; S5 = [1, 1, 1]; S6 = [1, 0, 1];</pre>				<pre>INSTATE = [Q2, Q1, Q0]; OUTSTATE = [D2, D1, D0]; S0in = [0, 0, 0]; S0out = [0, 0, 0]; S1in = [0, 0, 1]; S1out = [0, 0, 1]; S2in = [0, 1, 1]; S2out = [0, 1, 1]; S3in = [1, 1, 0]; S3out = [1, 1, 0]; S4in = [1, 0, 0]; S4out = [1, 0, 0]; S5in = [1, 1, 1]; S5out = [1, 1, 1]; S6in = [1, 0, 1]; S6out = [1, 0, 1];</pre>	
Explicit equations for partitioned output functions	equations D2 = (!Q2 & Q0) # (Q2 & !Q D1 = D11i # D12i; D11o = (!X & !Q2 & !Q1 & Q D12o = (!X & Q2 & !Q0) # ( D0 = !Q0; Z = (X & Q1) # (!X & !Q1);	0) # (X & !Q2 & !Q0); Q1 & !Q0);	Si	mpler equations	<pre>equations D2 = (!Q2 &amp; Q0) # (Q2 &amp; !Q0); D1 = (!X &amp; !Q2 &amp; !Q1 &amp; Q0) # (X &amp; !Q2 &amp; !Q0) # (!X &amp; Q2 &amp; !Q0) # (Q1 &amp; !Q0); D0 = !Q0; Z = (X &amp; Q1) # (!X &amp; !Q1); end bcd2excess3;</pre>	
	end bcd2excess3;					,
	© R.	H. Katz Transparency No. 10-17			© R.H. Katz Transparency No. 10-18	
Implementation Str		Contemporary Logic Design FSM Implementation		nplementation Stra		
Specifying PALs	with ABEL			FSM Design with		
P16R4 PAL				Synchronous Co	ounters: CLR, LD, CNT	
<pre>module bcd2excess3 title 'BCD to Excess 3 u1 device 'p16r4'; "Input Pins Clk, Reset, X, !OE "Output Pins D2, D1, D0, Z pin SREG = [D2, D1, D0]; S0 = [0, 0, 0]; S1 = [0, 0, 1]; S2 = [0, 1, 1]; S3 = [1, 1, 0]; S4 = [1, 0, 0]; S5 = [1, 1, 1]; S6 = [1, 0, 1];</pre>	3 Code Converter' state S0 else state S1 pin 1, 2, 3, 11; else state S2 n 14, 15, 16, 13; else state S3 else state S4 else state S5 else state S5 else state S6 else	agram SREG : if Reset then S0 e if X then S2 with Z = 0 e S1 with Z = 1 : if Reset then S0 e if X then S4 with Z = 0 e S3 with Z = 1 : if Reset then S0 e if X then S4 with Z = 1 e S4 with Z = 0 : if Reset then S0 e if X then S5 with Z = 1 e S5 with Z = 0 : if Reset then S0 e if X then S6 with Z = 0 e S5 with Z = 1 : if Reset then S0 e if X then S0 with Z = 1 e S0 with Z = 0 : if Reset then S0 e if X then S0 with Z = 1 e S0 with Z = 0 : if Reset then S0 e if X then S0 with Z = 1		<ul> <li>(1) to State 0 (</li> <li>(2) to next state</li> <li>(3) to arbitrary</li> <li>(4) loop in current</li> </ul>	te in sequence (CNT) next state (LD)	
	end bcd2	excess3;				/
	© R.	H. Katz Transparency No. 10-19			© R.H. Katz Transparency No. 10-20	



















