

### Data Hazards

- Avoid some "by design"
  - eliminate WAR by always fetching operands early (DCD) in pipe
  - eleminate WAW by doing all WBs in order (last stage, static)
- Detect and resolve remaining ones
  - stall or forward (if possible)

### Hazard Detection

- Suppose instruction *i* is about to be issued and a predecessor instruction *j* is in the instruction pipeline.
- A RAW hazard exists on register ρ if ρ∈ Rregs(
  i) ∩ Wregs(j)
  - Keep a record of pending writes (for inst's in the pipe) and compare with operand regs of current instruction.
  - When instruction issues, reserve its result register.
  - When on operation completes, remove its write reservation.



- A WAW hazard exists on register  $\rho$  if  $\rho \in$ Wregs(*i*)  $\cap$  Wregs(*j*)
- A WAR hazard exists on register  $\rho$  if  $\rho \in$ Wregs(*i*)  $\cap$  Rregs(*j*)









# What about Interrupts, Traps, Faults?

- External Interrupts:
  - Allow pipeline to drain,
  - Load PC with interrupt address
- Faults (within instruction, restartable)
  - Force trap instruction into IF
  - disable writes till trap hits WB
  - must save multiple PCs or PC + state

Refer to MIPS solution









### Summary

- Pipelines pass control information down the pipe just as data moves down pipe
- Forwarding/Stalls handled by local control
- Exceptions stop the pipeline
- MIPS I instruction set architecture made pipeline visible (delayed branch, delayed load)
- More performance from deeper pipelines, parallelism



Example				
Basic Loop:	Cycles			
load Ra <- Ai	1			
load Ry <- Yi	1			
fmult Rm <- Ra*Rx	7			
faddRs <- Rm+Ry	5			
store Ai <- Rs	1			
inc Yi	1			
dec i	1			
inc Ai	1			
branch	1			
Total Single Issue Cycles: Minimum with Dual Issue: Potential Speedup: 1.6 !!!	19(7 integer, 12 floating point) 12			



# Getting CPI < 1: Issuing Multiple Instructions/Cycle

Туре	Pipe	Sta	ges					
Int. instru	ction	IF	ID	ΕX	MEN	WB		
FP instruct	tion	IF	ID	EX1	EX2	EX3	MEM	WB
Int. instru	ction		IF	ID	ΕX	MEM	WB	
FP instruct	tion		IF	ID	EX1	EX2	EX3	MEM
Int. instru	ction			IF	ID	ΕX	MEM	WB
FP instruct	tion			IF	ID	EX1	EX2	EX3



	Integer instruction FP instruction	Clock cycle
Loop:	LD F0,0(R1)	1
	LD F6-8(R1)	2
	LD F10,-16(R1) ADDD F4,F0,F2	3
	LD F14,-24(R1) ADDD F8,F6,F2	4
	LD F18,-32(R1) ADDD F12,F10,	F2 5
	SD 0(R1),F4 ADDD F16,F14,	F2 6
	SD -8(R1)(F8 ADDD F20,F18,	F2 7
	SD -16(R1),F12	8
	SD -24(R1),F16	9
	SUBI R1,R1,#40	10
	BNEZ R1,LOOP	11
	SD -32(R1),F20	12



![](_page_5_Figure_2.jpeg)

#### Limits of Superscalar

- While Integer/FP split is simple for the HW, get CPI of 0.5 only for programs with:
  - Exactly 50% FP operations
  - No hazards
- If more instructions issue at same time, greater difficulty of decode and issue
  - Even 2-scalar => examine 2 opcodes, 6 register specifiers, & decide if 1 or 2 instructions can issue

#### HW Schemes: Instruction Parallelism

- Why in HW at run time?
  - Works when can't know real dependence at compile time
  - Compiler simpler
  - Code for one machine runs well on another
- Key idea: Allow instructions behind stall to proceed
  - DIVD F0, F2, F4
  - ADDD F10, F0, F8
  - SUBD F12, F8, F14
  - Enables out-of-order execution => out-of-order completion
  - ID stage checked both for structural & data dependencies

### HW Schemes: Instruction Parallelism (cont.)

- Out-of-order execution divides ID stage: 1.Issue—decode instructions, check for structural hazards
  - 2. Read operands—wait until no data hazards, then read operands
- Scoreboards allow instruction to execute whenever 1 & 2 hold, not waiting for prior instructions
- CDC 6600: In order issue, out of order execution, out of order commit ( also called completion)

### Performance of Dynamic Superscalar

Iterat	Iteration Instructions		Execute	МЕМ	WR				
(no.)		(clock-cycle number)				(comment)			
1	LD F0,0(R1)	1	2	3	4	First Issue			
1	ADDD 🖼, F0, F2	1	5,6,7		8	Wait LD			
1	SD 0(R))(E)	2	3	9		Wait ADDD			
1	SUBI R1, R1, #8	2	4		5	Wait ALU			
1	BNEZ R1,LOOP	3	6			Wait SUBI			
2	LD F0,0(R1)	4	7	8	9	Wait BNEZ			
2	ADDD F4,F0,F2	4	10,11,12		13	Wait LD			
2	SD 0(R1),F4	5	8	14		Wait ADDD			
2	SUBI R1,R1,#8	5	9		10	Wait ALU			
2	BNEZ R1,LOOP	6	11			Wait SUBI			
- 3 clo	- 3 clocks per iteration								
Branch	Branch and Load can't be issued at the same time								

# HW support for More ILP

- Speculation: allow an instruction to issue that is dependent on branch predicted to be taken without any consequences (including exceptions) if branch is not actually taken ("HW undo")
- Often try to combine with dynamic scheduling
- Separate *speculative* bypassing of results from real bypassing of results
  - When instruction no longer speculative, write results (*instruction commit*)
  - execute out-of-order but commit in order

#### Dynamic Scheduling in Pentium Pro

• PPro doesn't pipeline 80x86 instructions

• PPro decode unit translates the Intel instructions into 72-bit micro-operations (-MIPS)

•Takes 1 clock cycle to determine length of 80x86 instructions + 2 more to create the micro-operations

### Dynamic Scheduling in Pentium Pro (cont.)

• Most instructions translate to 1 to 4 micro-operations

• Complex 80x86 instructions are executed by a conventional microprogram (8K x 72 bits) that issues long sequences of microoperations

#### Limits to Multi-Issue Machines

- Difficulties in building HW
  - Duplicate FUs to get parallel execution
  - Increase ports to Register File
  - Increase ports to memory

#### Summary

- MIPS I instruction set architecture made pipeline visible (delayed branch, delayed load)
- More performance from deeper pipelines, parallelism
- Superscalar
  - CPI < 1
  - Dynamic issue vs. Static issue
  - More instructions issue at same time, larger the penalty of hazards

# Summary (cont.)

- SW Pipelining
  - Symbolic Loop Unrolling to get most from pipeline with little code expansion, little overhead