


Computer System Architecture

Processor Part III


Chalermek Intanagonwiwat

Slides courtesy of John Hennessy and David Patterson

Abstract View of our single cycle processor




What's wrong with our CPI=1 processor?



- Long Cycle Time
- All instructions take as much time as the slowest
- Real memory is not so nice as our idealized memory
 - cannot always get the job done in one (short) cycle


Memory Access Time



- Physics $\Rightarrow$ fast memories are small (large memories are slow)


Memory Access Time (cont.)

- => Use a hierarchy of memories



Reducing Cycle Time


- Cut combinational dependency graph and insert register / latch
- Do same work in two fast cycles, rather than one slow one



Basic Limits on Cycle Time


- Next address logic
 - $PC \leftarrow \text{branch} ? PC + \text{offset} : PC + 4$
- Instruction Fetch
 - $\text{InstructionReg} \leftarrow \text{Mem}[PC]$
- Register Access
 - $A \leftarrow R[\text{rs}]$
- ALU operation
 - $R \leftarrow A + B$

Basic Limits on Cycle Time (cont.)




Partitioning the CPI=1 Datapath

- Add registers between smallest steps



Example Multicycle Datapath



Recall: Step-by-step Processor Design

Step 1: ISA $\Rightarrow$ Logical Register Transfers

Step 2: Components of the Datapath

Step 3: RTL + Components $\Rightarrow$ Datapath

Step 4: Datapath + Logical RTs $\Rightarrow$ Physical RTs

Step 5: Physical RTs $\Rightarrow$ Control


Step 4: R-type (add, sub, ...)

- Logical Register Transfer

inst Logical Register Transfers
 ADDU $R[rd] \leftarrow R[rs] + R[rt]; PC \leftarrow PC + 4$

- Physical Register Transfers

inst	<u>Physical Register Transfers</u>
	$IR \leftarrow MEM[pc]$
ADDU	$A \leftarrow R[rs]; B \leftarrow R[rt]$
	$S \leftarrow A + B$
	$R[rd] \leftarrow S; \quad PC \leftarrow PC + 4$




Step 4: Logical immed

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers
ADDU $R[rt] \leftarrow R[rs] \text{ OR } zx(1m16); PC \leftarrow PC + 4$

inst	Physical Register Transfers
	$IR \leftarrow MEM[pc]$
ADDU	$A \leftarrow R[rs]; B \leftarrow R[rt]$
	$S \leftarrow A \text{ or ZeroExt}(1m16)$
	$R[rt] \leftarrow S; \quad PC \leftarrow PC + 4$




Step 4: Load

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers
LW $R[rt] \leftarrow MEM(R[rs] + sx(1m16));$
 $PC \leftarrow PC + 4$

inst	Physical Register Transfers
	$IR \leftarrow MEM[pc]$
LW	$A \leftarrow R[rs]; B \leftarrow R[rt]$
	$S \leftarrow A + \text{SignEx}(1m16)$
	$M \leftarrow MEM[S]$
	$R[rd] \leftarrow M; \quad PC \leftarrow PC + 4$




Step 4: Store

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers
SW $MEM(R[rs] + sx(1m16)) \leftarrow R[rt];$
 $PC \leftarrow PC + 4$

inst	Physical Register Transfers
	$IR \leftarrow MEM[pc]$
SW	$A \leftarrow R[rs]; B \leftarrow R[rt]$
	$S \leftarrow A + \text{SignEx}(1m16);$
	$MEM[S] \leftarrow B; \quad PC \leftarrow PC + 4$




Step 4: Branch

- Logical Register Transfer
- Physical Register Transfers

inst Logical Register Transfers
BEQ if $R[rs] == R[rt]$
 then $PC \leftarrow PC + sx(1m16) \parallel 00$
 else $PC \leftarrow PC + 4$


inst	Physical Register Transfers
	$IR \leftarrow MEM[pc]$
BEQ	$PC \leftarrow PC + 4$

inst	Physical Register Transfers
	$IR \leftarrow MEM[pc]$
BEQ	$PC \leftarrow PC + sx(1m16) \parallel 00$




Multiple Cycle Datapath

- Minimizes Hardware: 1 memory, 1 adder



Our Control Model


- State specifies control points for Register Transfer
- Transfer occurs upon exiting state (same falling edge)




Implementing the Control

- Value of control signals is dependent upon:
 - what instruction is being executed
 - which step is being performed
- Use the information we've accumulated to specify a finite state machine
 - specify the finite state machine graphically, or
 - use microprogramming
- Implementation can be derived from specification

Step 4 => Control Specification




Traditional FSM Controller




Step 5: datapath + state diagram => control

- Translate RTs into control points
- Assign states
- Then go build the controller

Mapping RTs to Control Points



Assigning States



Detailed Control Specification

	State	Op field	Eq	Next	IR	PC	Ops	Exec	Mem	Write-Back
					en	sel	A B	Ex Sr ALU S	R W M	M-R Wr Dst
	0000	?????? ?	0001	1			1 1			
	0001	BEQ 0	0011				1 1			
	0001	BEQ 1	0010				1 1			
	0001	R-type x	0100				1 1	-all same in Moore machine		
	0001	ori x	0110				1 1			
	0001	LW x	1000				1 1			
	0001	SW x	1011				1 1			
	0010	xxxxxx x	0000		1	1				
	0011	xxxxxx x	0000		1	0				
R:	0100	xxxxxx x	0101					0 1 fun 1		
	0101	xxxxxx x	0000		1	0				0 1 1
ORI:	0110	xxxxxx x	0111					0 0 or 1		
	0111	xxxxxx x	0000		1	0				0 1 0
LW:	1000	xxxxxx x	1001					1 0 add 1		
	1001	xxxxxx x	1010						1 0 0	
	1010	xxxxxx x	0000		1	0				1 1 0
SW:	1011	xxxxxx x	1100					1 0 add 1		
	1100	xxxxxx x	0000		1	0			0 1	

Performance Evaluation


- What is the average CPI?
 - state diagram gives CPI for each instruction type
 - workload gives frequency of each type

Type	CPI _i for type	Frequency	CPI _i x freq _i
Arith/Logic	4	40%	1.6
Load	5	30%	1.5
Store	4	10%	0.4
branch	3	20%	0.6
Average CPI: 4.1			


Controller Design

- The state diagrams that arise define the controller for an instruction set processor are highly structured
- Use this structure to construct a simple "micro-sequencer"
- Control reduces to programming this very simple device
 - microprogramming


Controller Design (cont.)




Example: Jump-Counter



Using a Jump Counter



Our Microsequencer




Microprogram Control Specification

	μPC	Taken	Next	IR	PC	Ops	Exec	Mem	Write-Back
				en	sel	A B	Ex Sr ALU S	R W M	M-R Wr Dst
	0000	?	inc	1					
	0001	0	load						
	0001	1	inc						
	0010	x	zero	1	1				
BEQ	0011	x	zero	1	0				
R:	0100	x	inc				0 1 fun 1		
	0101	x	zero	1	0				0 1 1
ORI:	0110	x	inc				0 0 or 1		
	0111	x	zero	1	0				0 1 0
LW:	1000	x	inc				1 0 add 1		
	1001	x	inc					1 0 0	
	1010	x	zero	1	0				1 1 0
SW:	1011	x	inc				1 0 add 1		
	1100	x	zero	1	0			0 1	


Mapping ROM

R-type	000000	0100
BEQ	000100	0011
ori	001101	0110
LW	100011	1000
SW	101011	1011


Example: Controlling Memory




Handle non-ideal memory



Really Simple Time-State Control



Time-state Control Path



- Local decode and control at each stage

The Big Picture

Initial representation	Finite state diagram	Microprogram
Sequencing control	Explicit next state function	Microprogram counter + dispatch ROMS
Logic representation	Logic equations	Truth tables
Implementation technique	Programmable logic array	Read only memory

Summary

- Disadvantages of the Single Cycle Processor
 - Long cycle time
 - Cycle time is too long for all instructions except the Load
- Multiple Cycle Processor:
 - Divide the instructions into smaller steps
 - Execute each step (instead of the entire instruction) in one cycle

Summary (cont.)

- Partition datapath into equal size chunks to minimize cycle time
 - ~10 levels of logic between latches
- Follow same 5-step method for designing "real" processor

Summary (cont.)

- Control is specified by finite state diagram
- Specialize state-diagrams easily captured by microsequencer
 - simple increment & "branch" fields
 - datapath control fields
- Control design reduces to Microprogramming

Summary (cont.)

- Control is more complicated with:
 - complex instruction sets
 - restricted datapaths (see the book)
- Simple Instruction set and powerful datapath => simple control
 - could try to reduce hardware (see the book)
 - rather go for speed => many instructions at once!