



2110412

Parallel Computer Architecture: Multi-core Tech. 2: Approaches to ILP

Krerk Piromsopa, Ph.D.

Department of Computer Engineering
Chulalongkorn University

1

Today's Goal:

- Pipeline (Revisit)
 - Instruction Level Parallelism
 - Dynamic Scheduling
 - Scoreboarding, Tomasulo Algorithm
- Multiple Issue
 - SuperScalar, VLIW
- Speculation

2

2

Pipeline



Pipeline CPI = Ideal pipeline CPI + Structural stalls + Data Hazard stalls
+ Control stalls

3

What is ILP?

- basic block
 - a straight-line code sequence with no branches in except to the entry and no branches except at the exit
- dynamic branches is between 15-20%
- So, we want ILP across multiple basic blocks.
- Instruction-level parallelism (ILP) is a measure of how many of the operations in a computer program can be performed simultaneously (from wikipedia)

4

How about loop?

```
for (i = 0; i < 1024; i++)
```

```
  C[i] = A[i]*B[i];
```

Vector?

```
for (i = 0; i < 1024; i+=4)
```

```
  C[i:i+3] = A[i:i+3]*B[i:i+3];
```

5

Data Dependences

- 1. $e = a + b$
- 2. $f = c + d$
- 3. $g = e * f$

6

Name Dependences

- antidependence
 - instruction j writes a register or memory location that instruction i reads
- output dependence
 - instruction i and instruction j write the same register or memory location

7

Data Hazards

- RAW
- WAW
- WAR
- Solution: preserve order

8

Control Dependences

- if p1
 - S1;
- if p2
 - S2;
- An instruction that is control dependent on a branch cannot be moved before the branch
- An instruction that is not control dependent on a branch cannot be moved after the branch

9

Dynamic Scheduling

- Hardware rearranges the instruction execution to reduce the stalls while maintaining data flow and exception behavior.
- Out-of-order execution (introduce WAR and WAW)
- Advantages
 - runtime binding (some dependence may not known at compile time)
- Issues
 - Imprecise exceptions

10

Out-of-order

- Split ID into two stages
 - Issue
 - Read Operands

11

Tomasulo's Algorithm

- Register renaming --- reservation stations
- See demo


12

Multiple Issue


- Allow multiple instructions to issue in a clock cycle.
- Two flavors
 - superscalar processors
 - static, dynamic, speculative
 - VLIW (Very long instruction word)

13


SuperScalar



14



15



- Compiler Approach (Itanium)
- No backward compatibility
- $f12 = f0 * f4$,
 $f8 = f8 + f12$,
 $f0 = dm(i0, m3)$,
 $f4 = pm(i8, m9)$;

16

Speculation

- aka speculative execution
- Guess next instruction and start immediately
 -

17

Multiple Issue with Speculation

18