

# Parallel Computer Architecture: Multi-core Tech.

4: Advance ILP, Multiprocessor

#### Krerk Piromsopa, Ph.D.

Department of Computer Engineering Chulalongkorn University

Friday, June 27, 2008

### Exposing and Exploiting ILP

- Basic Scheduling and Loop Unrolling
- Software Pipelining: Symbolic Loop Unrolling
- Predicated Instructions

Friday, June 27, 2008

## Loop Unroll

C Code: For (i=1000; i>0; i=i-1) x[i] = x[i] +s;

The straightforward MIPS code (without scheduling) Loop: L.D F0, 0(R1) ; F0=array element ADD.D F4, F0, F2 ; add scalar in F2 S.D F4, 0(R1) ; store result DADDUI R1, R1, #-8 ; decrement pointer 8 bytes (per DW)

BNE R1, R2, Loop ; branch R1!=R2

	Original Loop	Unroll	ReSchedule
1	L.D F0,0(R1)	L.D F0,0(R1)	L.D F0,0(R1)
2	stall	stall	L.D F3,8(R1)
3	ADD.D F4,F0,F2	ADD.D F1,F0,F2	ADD.D F1,F0,F2
4	stall	stall	ADD.D F4,F3,F2
5	stall	stall	DADDUI R1,R1,#-16
6	S.D F4,0(R1)	S.D F1,0(R1)	S.D F1,16(R1)
7	DADDUI R1,R1,#-8	L.D F3,-8(R1)	BNE R1,R2, Loop
8	stall	stall	S.D F4,8(R1)
9	BNE R1,R2, Loop	ADD.D F4,F3,F2	
10	Stall	stall	
11		stall	
12		S.D F4,-8(R1)	
13		DADDUI R1,R1,#-16	
14		stall	
15		BNE R1,R2, Loop	
16		Stall	
17			
18			
19		N	Aaximum # of times?
20			
21			
22	İ		

2

4

Friday, June 27, 2008

3

Friday, June 27, 2008



	Original Loop	Unroll	ReSchedule	
1	L.D F0,0(R1)	L.D F0,0(R1)	L.D F0,0(R1)	
2	stall	stall	L.D F3,8(R1)	
3	ADD.D F4,F0,F2	ADD.D F1,F0,F2	ADD.D F1,F0,F2	
4	stall	stall	ADD.D F4,F3,F2	
5	stall	stall	DADDUI R1,R1,#-16	
6	stall	stall	stall	
7	stall	stall	stall	
8	stall	stall	stall	
9	S.D F4,0(R1)	S.D F1,0(R1)	S.D F1,16(R1)	
10	DADDUI R1,R1,#-8	L.D F3,-8(R1)	BNE R1,R2, Loop	
11	stall	stall	S.D F4,8(R1)	
12	BNE R1,R2, Loop	ADD.D F4,F3,F2		
13	Stall	stall		
14		stall		
15		stall		
16		stall		
17		stall		
18		S.D F4,-8(R1)		
19		DADDUI R1,R1,#-16		
20		stall		
21		BNE R1,R2, Loop		
22		Stall		

#Unrdl

L.D F0,0(R1) L.D F3,8(R1) ADD.D F1,F0,F2 ADD.D F4,F3,F2 S.D F1,16(R1) S.D F4,8(R1) L.D F0,0(R1) L.D F3,8(R1) ADD.D F1,F0,F2 ADD.D F4,F3,F2 S.D F1,16(R1) S.D F4,8(R1) L.D F0,0(R1) L.D F3,8(R1) ADD.D F1,F0,F2 ADD.D F1,F0,F2 ADD.D F1,F0,F2	L.D F0,0(R1) ; load M[i] L.D F3,-8(R1) ; load M[i-1] ADD.D F1,F0,F2 ; adds to M[i] ADD.D F4,F3,F2 ; adds to M[i-1] L.D F0,-16(R1); load M[i-2] L.D F3,-24(R1); load M[i-3] DADDUI R1,R1,#-40 ; Adjust the offset stall Loop: S.D F1,40(R1) ; stores into M[i] S.D F4,32(R1) ; stores into M[i-1] ADD.D F1,F0,F2 ; adds to M[i-2] ADD.D F4,F3,F2 ; adds to M[i-3] DADDUI R1,R1,#-16 L.D F0,24(R1) ; load M[i-4] L.D F3,16(R1) ; load M[i-5] BNE R1,R2, Loop S.D F1,40(R1) S.D F4,32(R1) ADD.D F4,F3,F2 stall stall stall stall S.D F1,24(R1) S.D F4,16(R1)
--	--

## Predicate in action

First Slot	Second Slot	First Slot	Second Slot
LW R1, 40(R2)	ADD R3, R4, R5	LW R1, 40(R2)	ADD R3, R4, R5
DE07 D10 1	ADD R6, R3, R7	LWC R8, 0(R10), R10	ADD R6, R3, R7
BEQZ R10, L		BEQZ R10, L	
LW R8, 0(R10)		LW R9, 0(R8)	
LW R9, 0(R8)			
			1

## Predicate Instruction

- C Code
  - if (A==0) { S=T; }
- Assembly Code
  - BNEZ R1, L
  - ADDU R2, R3, R0
- With conditional instruction
  - CMOVZ R2, R3, R1

Friday, June 27, 2008

#### IA64

• Intel & HP

- Explicit Parallel instruction Computing (EPIC)
  - Instruction level parallelism
  - VLIW
  - Branch predication
  - Speculative loading

Friday, June 27, 2008

11

10









