# **Evolutionary Electronics**

Prabhas Chongstitvatana

Department of Computer Engineering Chulalongkorn University Thailand



# Outline

Evolutionary electronics = Reconfigurable electronics + Evolutionary Algorithms

- Reconfigurable electronics
- Evolutionary algorithms
- Early example of novel designs
- Digital design
- Evolutionary algorithm in hardware
- Other curiosities
- Current and future research

# Field Programmable Gate Array (FPGA)



Spartan 3



Figure 9: Arrangement of Slices within the CLB



# Field programmable Analog Array (FPAA)



Each CAB can implement a number of analog signal processing functions such as amplification, integration, differentiation, addition, subtraction, multiplication, comparison, log, and exponential.

The interconnection network routes signals from one CAB to another, and to and from the I/O blocks.

# **Evolutionary Algorithms**

Pool of candidates evaluate improvement

Representation of candidate: bit-string Improvement: operation on bit-string Bit-string represents circuits or its configuration bits





Figure 1. Basic concept of evolvable hardware.

# evaluation of candidate circuits on-line off-line

circuits simulation real

evolutionary algorithms software hardware



Figure 2. Basic idea of the analog EHW chip for IF filters.

(Higuchi, T. and Kajihara, N. 1999)



Figure 3. (left) Myoelectric prosthetic hand. Figure 4. (right) Autonomous mobile robot *Evolver*.

(Higuchi, T. and Kajihara, N. 1999)



(John R. Koza, Sameer H. Al-Sakran, Lee W. Jones 2005)



(John R. Koza, Sameer H. Al-Sakran, Lee W. Jones 2005)

Invention	Date	Inventor	Place	Patent	Reference
Cubic function	2000	Stefano	Conexant	U. S. 6,160,427	Section 15.4.5 of Genetic
generator		Cipriani	Systems, Inc.		Programming IV
		and			
		Anthony			
		А.			
		Takeshian			
Mixed analog-	2000	Turgut	Lucent	U. S.,013,958	Section 15.4.2 of Genetic
digital variable		Sefket	Technologies Inc.		Programming IV
capacitor		Aytur			
circuit					
Voltage-	2000	Akira	Mitsumi Electric	U. S. 6,166,529	Section 15.4.4 of Genetic
current		Ikeuchi	Co., Ltd.		Programming IV
conversion		and			
circuit		Naoshi			
		Tokuda			
Low-voltage	2001	Sang Gug	Information and	U. S. 6,265,908	Section 15.4.1 of Genetic
balun circuit		Lee	Communications		Programming IV
			University		
High-current	2001	Timothy	International	U. S. 6,211,726	Section 15.4.3 of Genetic
load circuit		Daun-	Business		Programming IV
		Lindberg	Machines		
		and	Corporation		
		Michael			
		Miller			
Tunable	2001	Robert	Infineon	U. S. 6,225,859	Section 15.4.6 of Genetic
integrated		Irvine and	Technologies AG		Programming IV
active filter		Bernd			
		Kolb			

Table 1 Six post-2000 patents for analog electrical circuits

#### (John R. Koza, Sameer H. Al-Sakran, Lee W. Jones 2005)

Invention	Date	Inventor	Place	Patent	Reference
Telescope	1940	Albert	Carl Zeiss GmbH	U.S. 2,206,195	Al-Sakran, Koza, and Jones,
eyepiece		Konig			2005
Telescope	1958	Robert B.	American Optical	U. S. 2,829,560	Al-Sakran, Koza, and Jones,
eyepiece		Tackaberr	Company		2005
system		y and			
		Robert M.			
		Muller			
Eyepiece for	1953	Maximilli	Ernst Leitz	U. S. 2,637,245	Koza, Al-Sakran, and Jones,
optical		an	GmbH		2005
instruments		Ludewig			
Wide angle	1968	Wright H	United States	U. S. 3,390,935	Koza, Al-Sakran, and Jones,
eyepiece		Scidmore.	Army		2005
Wide angle	1985	Albert	No affiliation	U. S. 4,525,035	Koza, Al-Sakran, and Jones,
eyepiece		Nagler	listed		2005
Telescope	2000	Noboru	Fuji Photo	U. S. 6,069,750	Koza, Al-Sakran, and Jones,
eyepiece		Koizumi	Optical Co., Ltd.		2005
		and			
		Naomi			
		Watanabe			

Table 2 Six patents for optical lens systems

(John R. Koza, Sameer H. Al-Sakran, Lee W. Jones 2005)

### Early Examples (on-line intrinsic)



(Thompson, A., Harvey, I., and Husbands, P., 1995)



Fig. 2. On the left is shown the genetically specified configuration of the FPGA after evolution for 5000 generations. On the right is shown the subset of these connections which is functional, in the sense that the hardware still functions appropriately when the rest of the chip is clamped to fixed values.





Figure 4: The experimental arrangement for oscillator evolution with the real FPGA.



Fig. 2. The evolved 4kHz oscillator (unconnected gates removed, leaving the 68 shown).



Fig. 1. A CGP genotype and corresponding phenotype for a 2-bit multiplier circuit. The underlined genes in the genotype encode the function of each node. The function lookup table is AND(0), AND with one input inverted(1), XOR(2), and OR(3). The index labels are shown underneath each program input and node in the genotype and phenotype. The inactive areas of the genotype and phenotype are shown in grey dashes (nodes 6 and 10).

Compact Genetic Programming (CGP) represents circuits as a feed-forward directed graph (acyclic), (Miller & Thompson, 2000)

Parity problem, adder, multiplier 2-3 bits.

Conventional one-bit adder

Evolved one-bit adder







Figure 12: Evolved two-bit adder with carry.



Figure 15: Most efficient (a) conventional and (b) evolved two-bit multipliers.



Figure 16: Most efficient conventional three-bit multiplier (30 two-input gates, 26 gates with MUX).



Figure 18: Evolved three-bit multiplier (21 gates = 14 two-input gates + 7 MUX).



Figure 5. Module of the Field Programmable Transistor Array

(Stoica et al, 2000)



(Zebulum, 2003)



(Zebulum, 2003)

# **Evolutionary Algorithms in Hardware**

#### **Compact Genetic Algorithm**

(Harik, Lobo & Goldberg 1999)

```
1. Initialize probability vector
      for i := 1 to L do p[i] := 0.5;
2. Generate two individuals from the vector
      a := generate(p);
      b := generate(p);
3 Let them compete
     Winner, loser := evaluate(a, b);
4. Update the probability vector toward the better one
     for i := 1 to L do
     if winner[i] != loser[i] then
         if winner[i] = 1 then p[i] += 1/N
         else p[i] = 1/N
5. Check if the probability vector has converged
    for i := 1 to L do
     if p[i] > 0 and p[i] < 1 then goto step 2
   P represents the final solution
6.
```

Fig. 1. Psedocode of Compact Genetic Algorithm



Figure 2: Hardware organization (population size = 256, chromosome length = 32).

(Aportewan & Chongstitvatana 2001)



(Aportewan & Chongstitvatana, 2000)



Fig. 3. Generic architecture of CGP accelerators in the FPGA Virtex 2 Pro



Fig. 5. VRC for evolution of digital circuits  $% \left( {{{\bf{F}}_{{\rm{F}}}} \right)$ 

(Vasicek, Z. and Sekanina, L., 2008)

### Scalable Compact Genetic Algorithm in Hardware



Fig. 2. Cellular Automata (CA)-like topology for Cooperative Compact GA

(Jewajinda, Y. and Chongstitvatana, P., 2006)



Fig. 5. Hardware block diagram of CoCGA cell



Fig. 6. Hardware block diagram of CoCGA with two neighbors

# **Other Curiosities**

# Liquid Crystal as a medium

(Hardy & Miller, 2004)







Figure 1. Equivalent circuit for LC



(Oltean, 2006)

#### Tuning MEMS gyroscope (Ferguson et al, 2005)

Tuning the resonance frequencies to be symmetric. The tuning pads are electrostatically soften the mechanical springs.



# Cooperative GA in hardware + Neural Network

(Jewajinda & Chongstitvatana, 2008)

# **Block-based Neural Network**

(Moon & Kong, 2001)









(Jewajinda & Chongstitvatana, 2008)



(Jewajinda & Chongstitvatana, 2008)

# **Current and Future Research**

Applications

International Conf. on Evolvable System (ICES) 2007

Sonar spectrum classification Fault tolerant analog circuits Self repairing circuits Underwater acoustic wireless communication Adaptive air-to-air missile controller Automatic adjustment for optical axes in laser systems Analog circuits for space applications Lossless image compression Adaptive Hardware and System (AHS) 2006

Self-tuning analog PID controller Temperature-adaptive circuits on analog arrays Adaptive micro antenna Drive control loop of gyroscope H.624 adaptive deblocking filters Low complexity self-calibrating adaptive quadrature receiver Adaptable multiplier for cryptographic applications

# Thank you