Understanding the IA-64 Architecture

Gautam Doshi Senior Architect IA-64 Processor Division Intel Corporation

August 31,'99 - September 2,'99





Agenda

Today's Architecture Challenges
IA-64 Architecture Performance Features
High-end Application Characteristics
End User Benefits of IA-64 Features





The Context

Programmer programs in high level lang.
Compiler compiles program to machine inst.
Machine executes these instructions

High Level Lang = Programmer's vocabulary Inst. Set Arch = Compiler's "vocabulary"

Architecture determines what the compiler can "express"

Architecture determines what the machine must "execute"

Architecture : the compiler's "vocabulary"





Today's Architecture Challenges

- Sequential Semantics of the ISA
- Low Instruction Level Parallelism (ILP)
- Unpredictable Branches, Mem dependencies
- Ever Increasing Memory Latency
- Limited Resources (registers, memory addr)
- Procedure call, Loop pipelining Overhead

••••

Fundamental challenges abound

Intel

Labs



Today's Architecture Challenges Sequential Semantics

Program = <u>Sequence</u> of instructions
Implied order of instruction execution
Potential dependence from inst. to inst.
But ...
High performance needs parallel execution
Parallel execution needs <u>in</u>dependent insts.

Independent insts must be (re)discovered

Sequentiality <u>inherent</u> in traditional archs





Today's Architecture Challenges Sequential Semantics

 $\frac{\text{Dependent}}{\text{add r1} = r2, r3}$

Independent add r1 = r2, r3

sub r4 = r1, r2

shl r5 = r4, r8

sub r4 = r11, r2

shl r5 = r14, r8

Compiler knows the available parallelism
 but has no "vocabulary" to express it
 Hardware must (re)discover parallelism

Complex hardware needed to (re)extract ILP





Today's Architecture Challenges

Branches: Frequent, Code blocks: Small
Limited parallelism within code basic blocks
Wider machines need more parallel insts.
Need to exploit ILP across branches
But some instructions can fault !
Branches are a barrier to code motion

Limited ILP available within basic blocks

Inte

Labs



Today's Architecture Challenges Branch Unpredictability

Branches alter the "sequence" of insts.
ILP must be extracted across branches
Branch prediction has its limitations

Not perfect, performance penalty when wrong
Need to speculatively execute insts that can fault
memory operations (loads), floating-point operations, ...

Need to defer exceptions on speculative operations

more book keeping overhead hardware

Branches make extracting ILP difficult





Today's Architecture Challenges Memory Dependencies

Loads usually at the top of a chain of insts.
ILP extraction requires moving these loads
Branches abound and are a barrier
Stores abound and are also a barrier

programming paradigm: Pointers can point anywhere!

Dynamic disambiguation has its limitations

limited in its scope, requires additional hardware
adds to code size increase, if done in software

Memory dependencies further limit ILP

Inte

Labs



Today's Architecture Challenges Memory Latency

Has been increasing over time
Need to distance loads from their uses
Branches and Stores are barriers
Cache hierarchy has its limitations

Typically small, so limited working set
Consumes precious silicon area
Helps if there is locality. Hinders, otherwise.
Managed asynchronously by hardware

Increasing latency exacerbates ILP need





Today's Architecture Challenges

Resource Constraints

Small Register Space

- Limits compilers ability to "express" parallelism
- Creates false dependencies (overcome by renaming)

Shared Resources

- Condition flags, Control registers, etc.
- Forces dependencies on otherwise independent insts

Floating-Point Resources

- Limited performance even in ILP rich applications
- Data parallel applications need flexible resources

Limited Resources: a <u>fundamental</u> constraint





Today's Architecture Challenges Procedure Call Overhead

Modular programming increasingly used
Programs tend to be call intensive
Register space is shared by caller and callee
Call/Returns require register save/restores
Software convention has its limitations
Parameter passing limited
Extra saves/restores when not needed

Shared resources create more overhead





Today's Architecture Challenges

Loops are a common source of good ILP
Unrolling/Pipelining exploit this ILP
Prologue/Epilogue cause code expansion
Unrolling causes more code expansion
Limits the applicability of these techniques

Loop ILP extraction costs code size

Intel

Labs



Today's Architecture Challenges

. . .

Complex conditionals

sequential branch execution increases critical path

Dynamic resource binding

parallel insts need to be reorganized to fit machine capability

Intel

Labs

(Lack of) Domain specific support

Multimedia: operations repertoire, efficient data-types, …

Floating-point: standard compliant, accuracy, speed, …



And the challenges continue ...



Architecture Challenges

 Sequentiality inherent in traditional architectures Complex hardware needed to (re)extract ILP Limited ILP available within basic blocks Branches make extracting ILP difficult Memory dependencies further limit ILP Increasing latency exacerbates ILP need Limited resources : A fundamental constraint Shared resources create more overhead Loop ILP extraction costs code size And the challenges continue ...

IA-64 overcomes these challenges!

Inte

Labs



Agenda

Today's Architecture Challenges
JA-64 Architecture Performance Features
High-end Application Characteristics
End User Benefits of IA-64 Features





IA-64 Architecture Performance Features

- It's all about Parallelism !
 - Enabling it
 - Enhancing it
 - Expressing it
 - Exploiting it
- ... at the proc./thread level for programmer ... at the instruction level for compiler

Enable, Enhance, Express, Exploit - Parallelism





IA-64 Architecture Performance Features

Explicitly Parallel Instruction Semantics
Predication and Control/Data Speculation
Massive, Massive Resources (regs, mem)
Register Stack and its Engine (RSE)
Memory hierarchy management support
Software Pipelining Support

· • • •

Challenges addressed from the ground up





IA-64 Architecture Performance Features Explicitly Parallel Semantics

- Program = Sequence of <u>Parallel</u> Inst. Groups
 Implied order of instruction groups
 <u>NO</u> dependence between insts. within group
 So ...
 High performance needs parallel execution
- Parallel execution needs independent insts.
- Independent instructions explicitly indicated

Inte

Labs

Parallelism inherent in IA-64 architecture



IA-64 Architecture Performance Features **Explicitly Parallel Semantics ...** Dependent Independent add r1 = r2, r3 ;; add r1 = r2, r3 sub r4 = r11, r2 (;;) sub r4 = r1, r2 - -]] shl r5 = r4, r8 shl r5 = r14, r8• Compiler knows the available parallelism

and now HAS the "vocabulary" to express it - STOPs (;;)

Hardware easily exploits the parallelism

Frees up hardware for parallel execution

Inte

Labs



Architecture Challenges

Sequential Semantics of the ISA
Low Instruction Level Parallelism (ILP)
Unpredictable Branches, Mem dependencies
Ever Increasing Memory Latency
Limited Resources (registers, memory addr)
Procedure call, Loop pipelining Overhead

· • • •

IA-64 EPIC ISA : Sequential--, Parallel++

Intel

Labs



IA-64 Architecture Performance Features Precication



IA-64 Architecture Performance Features Precication



•Unpredictable branches removed

Misprediction penalties eliminated

Basic block size increases

Compiler has a larger scope to find ILP

ILP within the basic block increases

Both "then" and "else" executed in parallel

Wider machines are better utilized

Predication enables and enhances ILP





Architecture Challenges

Sequential Semantics of the ISA
Low Instruction Level Parallelism (ILP)
Unpredictable Branches,Mem dependencies
Ever Increasing Memory Latency
Limited Resources (registers, memory addr)
Procedure call, Loop pipelining Overhead

— — — —



Intel

Labs



IA-64 Architecture Performance Features Control Speculation



Branch barrier broken! Memory latency addressed



IA-64 Architecture Performance Features Control Speculation



Speculative data uses can also be speculated

Control speculating "uses" further increases ILP



Architecture Challenges

Sequential Semantics of the ISA
Low Instruction Level Parallelism (ILP)
Unpredictable Branches, Mem dependencies
Ever Increasing Memory Latency
Limited Resources (registers, memory addr)
Procedure call, Loop pipelining Overhead

IA-64 Control Speculation: ILP++, Latency impact--



IA-64 Architecture Performance Features Data Speculation



Store barrier broken! Memory latency addressed





IA-64 Architecture Performance Features Data Speculation



Speculative data uses can be speculated

Data speculating "uses" further increases ILP





Architecture Challenges

Sequential Semantics of the ISA
Low Instruction Level Parallelism (ILP)
Unpredictable Branches,Mem dependencies
Ever Increasing Memory Latency
Limited Resources (registers, memory addr)
Procedure call, Loop pipelining Overhead

IA-64 Data Speculation: ILP++, Latency impact--



IA-64 Architecture Performance Features Massive Execution Resources



IA-64 Architecture Performance Features Massive Memory Resources

•18 BILLION Giga Bytes accessible

2^64 == 18,446,744,073,709,551,616

Both 64-bit and 32-bit pointers supported
 Both Little and Big Endian Order supported

An abundance of memory resources





Architecture Challenges

Sequential Semantics of the ISA
Low Instruction Level Parallelism (ILP)
Unpredictable Branches,Mem dependencies
Ever Increasing Memory Latency
Limited Resources (registers, memory addr)
Procedure call, Loop pipelining Overhead

· • • •

IA-64 Resources: Aid "explicit" parallelism



IA-64 Architecture Performance Features Register Stack

 GR Stack reduces need for save/restore across calls

 Procedure stack frame of programmable size (0 to 96 regs)

 Mechanism implemented by renaming register addresses



Intel

Labs

Distinct resources reduce overhead



IA-64 Architecture Performance Features Register Stack



Frame overlap eases parameter passing

Intel

Labs



IA-64 Architecture Performance Features Register Stack Engine (RSE)

 Automatically saves/restores stack registers without software intervention

Provides the illusion of infinite physical registers

 by mapping to a stack of physical registers in memory
 Overflow: Alloc needs more registers than available
 Underflow: Return needs to restore frame saved in memory

 RSE may be designed to utilize unused

memory bandwidth to perform register spill and fill operations in the background

RSE eliminates stack management overhead





Architecture Challenges

Sequential Semantics of the ISA
Low Instruction Level Parallelism (ILP)
Unpredictable Branches,Mem dependencies
Ever Increasing Memory Latency
Limited Resources (registers, memory addr)
Procedure call, Loop pipelining Overhead

• • • •

IA-64 Reg. Stack: Modular program support



IA-64 Architecture Performance Features Software Pipelining Support

High performance loops without code size overhead

- No prologue/epilogue
 - Register rotation (rrb)
 - Predication
 - Loop control registers (LC, EC)
 - Loop branches (br.ctop,br.wtop)
- Especially valuable for integer loops with small trip counts

Whole loop computation in parallel

IA-64 Loop support: ILP+++, Overhead----



Details in "Compiler Technology for IA-64"



Intel

Architecture Challenges

Sequential Semantics of the ISA
Low Instruction Level Parallelism (ILP)
Unpredictable Branches,Mem dependencies
Ever Increasing Memory Latency
Limited Resources (registers, memory addr)
Procedure call, Loop pipelining Overhead

•



IA-64 Architecture Performance Features Floating-Point Architecture

Fused Multiply Add Operation

An efficient core computation unit

Abundant Register resources

128 registers (32 static, 96 rotating)

High Precision Data computations

82-bit unified internal format for all data types

Software divide/square-root

High throughput achieved via pipelining

IA-64 FP: High performance and high precision





IA-64 Architecture Performance Features Example: Software clivice

2 dimensional Hydro-dynamics kernel
 Livermore FORTRAN Kernel #18
 Scaling - a common operation

DO 70 k= 2,KN DO 70 j= 2,JN ZA(j,k) = (ZP(j-1,k+1)+ZQ(j-1,k+1)-ZP(j-1,k)-ZQ(j-1,k)) (ZR(j,k)+ZR(j-1,k))/(ZM(j-1,k)+ZM(j-1,k+1))) ZB(j,k) = (ZP(j-1,k)+ZQ(j-1,k)-ZP(j,k)-ZQ(j,k)) (ZR(j,k)+ZR(j,k-1))/(ZM(j,k)+ZM(j-1,k)))70 CONTINUE

Several independent iterations containing divide



IA-64 Architecture Performance Features Example: Software divide

 $ZA_i = N_i/D_i$

Traditional Arch

 ΔZA_1

 ΔZA_2

 ΔZA_3

H/W

divide

unit

Software divide breaks a single divide into several FMA operations

Slightly greater latency of each divide, but much greater throughput

Performance scales as machine becomes wider and has more FMA execution units

ZA1 ZA2 ZA2 ZA3 ZA4 ZA5 ZA6 FMA execution unit unit

IA-64

IA-64 Software divide provides much greater throughput on FP loops





IA-64 Architecture Performance Features

• • •

Parallel Compares and Multi-way branches

Control height reduction, branch bandwidth, ...

Memory Hierarchy Control

Allocation, De-allocation, Flush, Prefetch (Data/Inst.), …

Multimedia Support

■ Semantically compatible with Intel's MMX[™] technology and Streaming SIMD Extension instruction technology

Bit/Byte field instructions

Population count, Extract/Deposit, Leading/Trailing zero bytes, ...

And the performance features continue ...





IA-64 Architecture Performance Features

Parallelism - inherent in IA-64 architecture Frees up hardware for parallel execution Predication reduces branches, enables/enhances ILP Control Specn breaks branch barrier, increases ILP Data Specn breaks data dependences, increases ILP Control and Data Specn address memory latency IA-64 provides abundant machine & mem resources Stack/RSE reduces call overhead and management Loop support yields performance w/o overhead And the performance features continue ...

Labs



Beyond traditional RISC capabilities Intel



The Compiler DOES use these powerful architecture features to

♦ Enable

Enhance

Express

♦ Exploit

the **Parallelism**





Agenda

Today's Architecture Challenges
IA-64 Architecture Performance Features
High-End Computing Characteristics
End User Benefits of IA-64 Features





High-end Computing Applications



Commercial Computing

- Decision Support Systems
 - In Memory Databases, Data Warehousing, Data Mining
- E-Business
 - Authentication, Security, Transaction processing



Technical Computing

- Elect./Mech. Design Automation
 - Modeling/Simulation/FEA
- Digital Content Creation
 - Video editing, 3D Rendering
- Scientific / Financial Analysis
 - Siesmic/Weather analysis

IA-64 designed for high-end workloads





Inte

High-End Computing Characteristics Server Applications

- Huge Data working set
- Large Instruction foot-print
- Control intensive, non-loopy integer code
- Irregular data access patterns
- Traditionally difficult to extract ILP
- Large number of users/clients supported
- Throughput dominated requirements





IA-64 for High Performance Databases

- Number of branches in large server apps overwhelm traditional processors
 - IA-64 predication removes branches, avoids mis-predicts
- Environments with a large number of users need large systems for high performance
 - IA-64 data/control speculation reduces impact of long memory latency
 - IA-64 64-bit addressing enables systems with very large virtual and physical memory





IA-64 for ERP Applications

- Applications are control intensive integer codes with many small loops
 - IA-64 Rotating registers enable efficient loop execution
 - IA-64 Register resources provide for optimized performance

Applications are modular and result in significant dynamic call/return

IA-64 Register stack ideally suited for call-intensive code

Inte

Labs

IA-64 provides optimizations for a diverse set of application requirements



IA-64 for E-business Applications

- Security is at the heart of E-business
- Applications are compute bound and perf is limited by branch mispredicts, ambiguous memory dependencies and large integer multiply rates
 - IA-64 Predication reduces branches, especially unpredictable ones (hence mispredicts)
 - IA-64 Data speculation (Id.c, ALAT, etc) support aggressive software optimizations in presence of ambiguous memory dependencies
 - IA-64 64-bit integer multiply boosts security algorithms







IA64 for Java Applications

Java has more method invocations than C/C++ function calls

- IA-64 register stack engine saves spill/fill time
- IA-64 calling convention with more registers helps it

Java has smaller basic blocks in methods

- IA-64 Predication removes branches increasing basic blocks
- IA-64 Control speculation enables code motion further increasing basic block size
- IA-64 Predication+Speculation increase parallelism





IA64 for Java Applications ...

 Write barrier is performance bottleneck in garbage collection (widely used in Java)

IA-64 can reserve more registers and employ predication to reduce write barrier overhead

Java requires exception handling functionality

IA-64 recovery code mechanism is very well suited for it

Jini servers requires large "name space"

IA-64 has large 64-bit address space





High-End Computing Characteristics Workstation Applications

Large Data working set
Small Instruction foot-print
Compute intensive, loopy FP code
Traditionally easy to extract ILP
Regular data access patterns
Small number of users/clients supported
Latency dominated requirements





IA-64 for Technical/Scientific Applications

Applications demand HIGH performance **Floating-Point computations**

- IA-64 FP Multiply-Add a very efficient core computation that maps well into common algorithms
- IA-64 FP register resources enable sufficient parallel expression/execution
- IA-64 FP div/sqrt provide high throughput via pipelining
- IA-64 82-bit FP provides much higher precision & range
 - Computations incur a smaller rounding error
 Iterative calculations converge faster

 - Can handle much larger numbers than RISC w/o overflow

Inte

Labs

IA-64 FP designed for high performance



High-End Computing

IA-64 for Technical/Scientific Applications

- Applications are often loop intensive but have scalar components as well
 - IA-64 Software pipelining support optimizes loop structures
 - IA-64 Predication and Speculation support addresses scalar portions of FP applications
 - IA-64 NaT Value and Alternate IEEE flag sets enable FP speculations to propagate deferred exceptions and maintain IEEE flags

IA-64 optimizes both loopy and scalar FP code



High-End Computing

IA-64 for Technical/Scientific Applications

- Applications have predictable access patterns and demand large fast memory subsystems
 - IA-64 Load pair doubles the cache-register bandwidth
 - IA-64 Data pre-fetching support allows for fast access of critical information reducing memory latency impact
 - IA-64 Cache allocation support enables optimal management of the precious cache hierarchy

Inte

Labs

IA-64 reduces the memory bottleneck



High-End Computing IA-64 for Graphics Applications

- Geometry calculations (transforms and lighting) use 32-bit FP numbers
 - IA-64 Parallel FP data type (2 SP values) configures registers for maximum 32-bit floating-point performance
 - IA-64 Software FP divide/square-root allow speed/accuracy tradeoffs not otherwise enabled by hardware equivalents
 - IA-64 support for Intel's Streaming SIMD Extensions (SSE[™]) instructions preserves software investments

Inte

Labs

IA-64 enables world-class GFLOP performance



High-End Computing

IA-64 for Streaming Media Applications

- Audio/Video functions, [De]Compression perform the same operation on arrays of data values
 - IA-64 Parallel integer and FP data type support enable executing these functions efficiently
 - Integer Registers: 8x8, 4x16, or 2x32 bit elements
 - FP registers: 2x32, 1x64 bit elements
 - IA-64 Multimedia operands/results reside in general registers
 - IA-64 provides semantic equivalence with Intel's MMX[™] technology and Streaming SIMD Extension (SSE[™]) instructions

IA-64 enables fast streaming media operations



Agenda

Today's Architecture Challenges
IA-64 Architecture Performance Features
High-End Computing Characteristics
End User Benefits of IA-64 Features





<u>IA-64/ Itanium™ Features</u>	Function	<u>Benefits</u>
Explicit Parallelism : compiler / hardware synergy	Enables compiler to "express" parallelism, hardware to "exploit" it	 Maximizes headroom for the future
Predication/Speculation: predicates, parallel compares, speculative insts and checks	Enhances ILP by overcoming traditional barriers (branches/ stores), hides memory latency	 Achieves higher performance where traditional architectures can't
<u>Register Model</u> : large register file, rotating registers, register stack engine	Able to optimize for scalar and object oriented applications	 World-class performance for complex applications
Floating Point Architecture : extended precision,128 regs FMAC, SIMD	High performance 3D graphics and scientific analysis	 Enables more complex scientific analysis & Faster DCC/rendering
Multimedia Architecture : parallel arithmetic, parallel shift, data arrangement instructions	Improves calculation throughput for multimedia data	 Efficient delivery of rich Web content
Memory Management : 64-bit addressing, speculation, memory hierarchy control	Manages large amounts of memory, efficiently organizes data from / to memory	 Increased architecture & system scalability
<u>Compatibility</u> : full binary compatibility with <u>existing</u>	Existing software runs seamlessly	 Preserves investment in existing software

IA-64 : Enabling new levels of performance



IA-32 in hardware



IA-64 Roadmap



Collateral

•IA-64

Application Developer's Architecture Guide

- Application instructions and machine code
- Application programming model
- Unique architecture features & enhancements
- Features and benefits for key applications
- Insight into techniques for optimizing IA-64 solutions

• Download from:

- http://developer.intel.com/design/ia64/index.htm
- Also on your CD!





Call to Action

"Know" the IA-64 architecture features
"See" the IA-64 performance advantage
Start working on IA-64 readiness <u>NOW</u>!

