
DESIGN FOR TESTABILITY

Somchai Prasitjutrakul

Design for Testability

- **Controllability**

the ability to establish a specific signal value at each node in a circuit by setting values on the circuit's inputs



- **Observability**

the ability to determine the signal value at any node in a circuit by controlling the circuit's inputs and observing its outputs






Design for Testability

- Ad hoc techniques
 - applied to a given product
 - lower cost
- Structured approaches
 - solve the general sequential problem
 - lend themselves more easily to design automation

Test Points




Test Points





CP - Control Point
OP - Observation Point



Time-Sharing I/O Ports




Partitioning



Scan Registers





Test Points & Scan Registers




Structured Design for Testability

- Scan-Based Design
 - Serial Integrated Scan
 - Isolated Serial Scan
 - Random-Access Scan

Full Serial Integrated Scan



Isolated Serial Scan (Scan/Set)



Random-Access Scan

